Ultrasensitive Hall Effect Latch
with Internally or Externally Controlled Sample and Sleep Periods
for Track Ball and Scroll Wheel Applications
A1174
9
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
allows stabilization prior to the IC sampling and data latching on
the falling edge of the timing pulse. The output during the sleep
time, tsleep, is latched in the last sampled state.
External Clock Mode
Applying a voltage greater than
Vth(HIGH) to both clock pins puts the device into the awake state
(without automatic cycling through the sleep state). The device
uses the maximum defined supply current, reaching maximum
power consumption.
Applying a voltage greater than Vth(HIGH) to the EXTERNAL_
CLK pin and a voltage lower than Vth(LOW) to the DUAL_CLK
pin puts the device into the sleep state (without automatic cycling
through the awake state), and latches the device output in the
output state determined during the prior awake state.
The duration of the awake and sleep periods can be controlled
externally by applying a voltage greater than Vth(HIGH) to the
EXTERNAL_CLK pin and applying an external clock to the
DUAL_CLK pin. The user can define the input sampling time
and frequency to reach a target consumption current level, but the
minimum sample time must remain longer than tawake_ext. Note
that the device should be periodically put into the awake state in
order to update the device output state.
State Transition Delay, text_delay, appears as the time between
an external clock transition and the resulting transition of the
device between the awake and the sleep state. This is illustrated
in figure 5.
Dual Clock Mode
When the EXTERNAL_CLK pin is left
floating, or is grounded, and the DUAL_CLK pin is pulled to
a voltage greater than Vth(HIGH), the device enters Dual Clock
mode. Figure 6 gives an overview of the device operation algo-
rithm in Dual Clock mode.
Figure 5. External Clock mode clocking; tdelay_ext corresponding to the
device transition delay into the awake or sleep states after an external
clock transition
External
Clocking
Internal
Clocking
tdelay_ext
tsleep_ext
tawake_ext
tdelay_ext
Device Awake State
Device Sleep State
Supply
Current
IDD(EN)
IDD(DIS)
Table 1. Clock Mode Selection Options
Connection
Mode
Description
EXTERNAL_CLK Pin
DUAL_CLK Pin
Low / NC
Normal Clock
Awake and sleep state durations
defined by device internal clock
High
External Clock, Awake State
Awake and sleep state durations
defined by external clock
Low
External Clock, Sleep State
Low / NC
High
Dual Clock
Awake and sleep state durations
defined by internal fast or slow clock
High = V ≥ Vth(HIGH), Low = V ≤ Vth(LOW), NC = no connect (float or connect to ground)
Figure 4. Clock mode selection algorithm; determined by clock pins
connections in the application
Power on
EXTERNAL_CLK
pin high?
YES
NO
External Clock Mode
Awake State
External Clock Mode
Sleep State
Dual Clock Mode
Normal Clock Mode
YES
DUAL_CLK
pin high?
DUAL_CLK
pin high?
NO
YES