参数资料
型号: A1225A-PL84I
厂商: Microsemi SoC
文件页数: 18/54页
文件大小: 0K
描述: IC FPGA 2500 GATES 84-PLCC IND
产品变化通告: A1225A Family Discontinuation 18/Apr/2012
标准包装: 16
系列: ACT™ 2
LAB/CLB数: 451
输入/输出数: 72
门数: 2500
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
ACT 2 Family FPGAs
R e visio n 8
2 - 19
A1280A Timing Characteristics (continued)
Table 2-19 A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module Input Propagation Delays
–2 Speed
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tINYH
Pad to Y High
2.9
3.3
3.8
ns
tINYL
Pad to Y Low
2.7
3.0
3.5
ns
tINGH
G to Y High
5.0
5.7
6.6
ns
tINGL
G to Y Low
4.8
5.4
6.3
ns
Input Module Predicted Input Routing Delays*
tIRD1
FO = 1 Routing Delay
4.6
5.1
6.0
ns
tIRD2
FO = 2 Routing Delay
5.2
5.9
6.9
ns
tIRD3
FO = 3 Routing Delay
5.6
6.3
7.4
ns
tIRD4
FO = 4 Routing Delay
6.5
7.3
8.6
ns
tIRD8
FO = 8 Routing Delay
9.4
10.5
12.4
ns
Global Clock Network
tCKH
Input Low to High
FO = 32
10.2
11.0
12.8
ns
FO = 256
13.1
14.6
17.2
tCKL
Input High to Low
FO = 32
10.2
11.0
12.8
ns
FO = 256
13.3
14.9
17.5
tPWH
Minimum Pulse Width High
FO = 32
5.0
5.5
6.6
ns
FO = 256
5.8
6.4
7.6
tPWL
Minimum Pulse Width Low
FO = 32
5.0
5.5
6.6
ns
FO = 256
5.8
6.4
7.6
tCKSW
Maximum Skew
FO = 32
0.5
ns
FO = 256
2.5
tSUEXT
Input Latch External Setup
FO = 32
0.0
ns
FO = 256
0.0
tHEXT
Input Latch External Hold
FO = 32
7.0
ns
FO = 256
11.2
tP
Minimum Period
FO = 32
9.6
11.2
13.3
ns
FO = 256
10.6
12.6
15.3
fMAX
Maximum Frequency
FO = 32
105.0
90.0
75.0
ns
FO = 256
95.0
80.0
65.0
Note:
*These parameters should be used for estimating device performance. Optimization techniques may further
reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-
route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment.
相关PDF资料
PDF描述
A1225A-PLG84C IC FPGA 2500 GATES 84-PLCC COM
EP2AGX260EF29I3 IC ARRIA II GX FPGA 260K 780FBGA
EP2AGX190FF35I3 IC ARRIA II GX 190K 1152FBGA
EP2AGX190EF29I3 IC ARRIA II GX FPGA 190K 780FBGA
EP2AGX125DF25I3 IC ARRIA II GX FPGA 125K 572FBGA
相关代理商/技术参数
参数描述
A1225A-PLG84C 功能描述:IC FPGA 2500 GATES 84-PLCC COM RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-PLG84I 功能描述:IC FPGA 2500 GATES 84-PLCC IND RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-PQ100C 功能描述:IC FPGA 2500 GATES 100-PQFP COM RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-PQ100I 功能描述:IC FPGA 2500 GATES 100-PQFP IND RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-PQG100C 功能描述:IC FPGA 2500 GATES 100-PQFP COM RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)