参数资料
| 型号： | A1240A-1PG132C |
| 厂商： | Microsemi SoC |
| 文件页数： | 14/54页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 4K GATES 132-CPGA COM |
| 标准包装： | 21 |
| 系列： | ACT™ 2 |
| LAB/CLB数： | 684 |
| 输入/输出数： | 104 |
| 门数： | 4000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 通孔 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 132-BCPGA |
| 供应商设备封装： | 132-CPGA（34.54x34.54） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
ACT 2 Family FPGAs
R e visio n 8
2 - 15
A1240A Timing Characteristics
Table 2-15 A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
Logic Module Propagation Delays1
–2 Speed3
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tPD1
Single Module
3.8
4.3
5.0
ns
tCO
Sequential Clock to Q
3.8
4.3
5.0
ns
tGO
Latch G to Q
3.8
4.3
5.0
ns
tRS
Flip-Flop (Latch) Reset to Q
3.8
4.3
5.0
ns
Predicted Routing Delays2
tRD1
FO = 1 Routing Delay
1.4
1.5
1.8
ns
tRD2
FO = 2 Routing Delay
1.7
2.0
2.3
ns
tRD3
FO = 3 Routing Delay
2.3
2.6
3.0
ns
tRD4
FO = 4 Routing Delay
3.1
3.5
4.1
ns
tRD8
FO = 8 Routing Delay
4.7
5.4
6.3
ns
Sequential Timing Characteristics3,4
tSUD
Flip-Flop (Latch) Data Input Setup
0.4
0.5
ns
tHD
Flip-Flop (Latch) Data Input Hold
0.0
ns
tSUENA
Flip-Flop (Latch) Enable Setup
0.8
0.9
1.0
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse Width
4.5
6.0
6.5
ns
tWASYN
Flip-Flop (Latch) Clock Asynchronous Pulse Width
4.5
6.0
6.5
ns
tA
Flip-Flop Clock Input Period
9.8
12.0
15.0
ns
tINH
Input Buffer Latch Hold
0.0
ns
tINSU
Input Buffer Latch Setup
0.4
0.5
ns
tOUTH
Output Buffer Latch Hold
0.0
ns
tOUTSU
Output Buffer Latch Setup
0.4
0.5
ns
fMAX
Flip-Flop (Latch) Clock Frequency
100.0
80.0
66.0
MHz
Notes:
1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD —whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules
can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External
setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external
PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
相关PDF资料 |
PDF描述 |
|---|---|
| 170-050-172L000 | CONN DB50 CRIMP MALE TIN |
| APA750-PQG208A | IC FPGA PROASIC+ 750K 208-PQFP |
| N25S830HAS22I | IC SRAM 256KBIT 20MHZ 8SOIC |
| 180-062-173L030 | CONN DB62 MALE HD CRIMP NICKEL |
| 180-062-173L020 | CONN DB62 MALE HD CRIMP NICKEL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A1240A-1PG132M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 4K GATES 684 CELLS 110MHZ 1.0UM 5V 132CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 4K GATES 132-CPGA MIL 制造商:Microsemi Corporation 功能描述:IC FPGA 104 I/O 132CPGA |
| A1240A-1PG160B | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1240A-1PG160C | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1240A-1PG160I | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1240A-1PG160M | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。