- 您现在的位置：买卖IC网 > Datasheet目录306 > A3940KLPTR-T (Allegro Microsystems Inc)IC CTLR MOSFET FULL 28-TSSOP Datasheet资料下载
参数资料
| 型号： | A3940KLPTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 10/13页 |
| 文件大小： | 0K |
| 描述： | IC CTLR MOSFET FULL 28-TSSOP |
| 标准包装： | 1 |
| 配置： | 半桥 |
| 输入类型： | 非反相 |
| 延迟时间： | 225ns |
| 电流 - 峰： | 700mA |
| 配置数： | 1 |
| 输出数： | 4 |
| 电源电压： | 7 V ~ 40 V |
| 工作温度： | -40°C ~ 135°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.173"，4.40mm 宽）裸露焊盘 |
| 供应商设备封装： | 28-TSSOP 裸露焊盘 |
| 包装： | 标准包装 |
| 其它名称： | 620-1293-6 |
3940
FULL-BRIDGE POWER
MOSFET CONTROLLER
Functional Description
Motor Lead Protection. A fault detection circuit monitors
the voltage across the drain to source of the external MOSFETs.
A fault is asserted “high” on the output terminal, FAULT, if the
drain-to-source voltage of any MOSFET that is instructed to turn
on is greater than the voltage applied to the V DSTH input terminal.
Dead Time. The A3940 is intended to drive a wide range of
power MOSFETs in applications requiring a wide range of
switching times. In order to prevent cross conduction (a.k.a.
shoot-through) during direction and PWM changes, a power
MOSFET must be turned off before its “phase-pin mate” is
When a high-side switch is turned on, the voltage from V DRAIN to
the appropriate motor phase output, V SX , is examined. If the
turned on.
t DEAD (ns) = K([18.8R DEAD (k Ω )] + 50) + 90
motor lead is shorted to ground the measured voltage will
exceed the threshold and the FAULT terminal will go “high”.
Similarly, when a low-side MOSFET is turned on, the differen-
tial voltage between the motor phase (drain) and the LSS
terminal (source) is monitored. V DSTH is set by a resistor divider
to V REG5 .
To prevent erroneous motor faults during switching, the
fault circuitry will wait two dead times after every PWM/phase
change before monitoring the drain-to-source voltage; except, it
will use one dead time for (1) a long coast to any phase on, or
(2) a long hi-Z before on for that phase. This allows time for the
motor output voltage to settle before checking for motor fault
when using slow rise/fall gate-control waveforms.
The V DRAIN is intended to be a Kelvin connection for the
high-side, drain-source monitor circuit. Voltage drops across
the power bus are eliminated by connecting an isolated PCB
trace from the V DRAIN terminal to the drain of the MOSFET
bridge. This allows improved accuracy in setting the V DSTH
threshold voltage. The low-side, drain-source monitor uses the
LSS terminal, rather than V DRAIN , in comparing against V DSTH .
Fault States. The FAULT terminal provides real time
indication of fault conditions after some digital noise filtering.
The V DRAIN fault acts as if a short-to-ground fault existed on
every motor phase. Bridge (or motor) faults are latched but
cleared by a RESET = 0 pulse or by power cycling. GHx = GLx
= 0 during RESET = 0. The undervoltage, overvoltage, and
thermal shutdown faults are not latched and will not reset until
the cause is eliminated. All faults cause, via the FAULT line, a
coast and some cause shutdown of the regulators, as in the Fault
Responses table (next page).
Note: As a test mode, if the thermal shutdown or SLEEP has not
occurred and the FAULT output is externally held low, the coast
mode and regulator shutdowns will not occur if motor or voltage
faults occur. Do not wire-OR this terminal to other FAULT
lines.
www.allegromicro.com
where K = 1 for LONG = 0; K = 32 for LONG = 1.
Note: I DEAD (mA) ≈ 2/R DEAD (k Ω ), 12 k Ω <R DEAD <500 k Ω.
Sleep Mode. RESET = 0 clears any latched motor faults
while driving all gate drive outputs low (coast). Eventually,
RESET = 0 turns off all circuits to allow minimum current draw.
GHx and GLx outputs go high impedance (Z) when V REG13 <
4 V. RESET = 1 enables the device after it powers up all
circuits. The user should wait the pump-up time, t up , to allow the
device to be powered up properly before a gate output is
enabled. Please refer to power-up diagram in application note
AN295040 for more detail.
Charge Pump. The A3940 is designed to accommodate a
wide range of power supply voltages. The charge pump output
voltage, V CP , is regulated to V BB + 11 V (or about 2V BB if
V BB < 11 V).
VREG13. A 13.3 V, low-dropout, linear regulator is used to
power the low-side gate drive circuit directly and to provide the
current to charge the bootstrap capacitors for the high-side gate
drive. The input supply connection to this regulator, VIN, can
be externally connected to the charge pump output, VCP, or it
can be directly connected to the VBB or VBAT terminal.
Internal current limiting protects V REG13 .
VREG5. A 5 V, low-dropout, linear regulator is used to power
the internal logic, regulators, and thermal detection. This
regulator can also power low-current external resistor networks
for VDSTH and OVSET, and the FAULT output pull-up. The
input supply connection is VBB. Internal current limiting
protects V REG5 .
Power-Up State. If the input logic is open, internal pull-
downs put the system in coast mode on powering up. First, issue
a brake command for >10 μs to charge the bootstrap capacitors
and avoid a possible short-to-ground fault indication.
9
相关PDF资料 |
PDF描述 |
|---|---|
| A3941KLPTR-T | IC MOSFET FULL BRDG AUTO 28TSSOP |
| A3942KLGTR-T | IC GATE DVR QUAD HISIDE 38-TSSOP |
| A3944KLPTR-T | IC PREDRIVER MOSFET 6CH TSSOP |
| A3985SLDTR-T | IC MOSFET DRVR PROG DUAL 38TSSOP |
| A4933KJPTR-T | IC PREDRIVER MOSFET 3PH 48LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A3940KLW | 功能描述:IC CTRLR MOSFET FULL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| A3940KLW-T | 功能描述:IC MOSFET CONTROLLER 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| A3940KLWTR | 功能描述:IC CTRLR MOSFET FULL 28-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| A3940KLWTR-T | 功能描述:IC CTRLR MOSFET FULL 28-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| A3941 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:Automotive Full Bridge MOSFET Driver |
发布紧急采购，3分钟左右您将得到回复。