- 您现在的位置：买卖IC网 > PDF目录253906 > A3P1000-FFGG144 FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA144 PDF资料下载
参数资料
| 型号： | A3P1000-FFGG144 |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA144 |
| 封装： | 13X 13 MM, 1.45 MM HEIGHT, 1 MM PITCH, GREEN, FBGA-144 |
| 文件页数： | 27/49页 |
| 文件大小： | 5893K |
| 代理商： | A3P1000-FFGG144 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
ProASIC3 DC and Switching Characteristics
2- 106
v1.3
Advance v0.7
(continued)
In EQ 3-2, 150 was changed to 110 and the result changed from 3.9 to 1.951.
3-5
Table 3-6 Temperature and Voltage Derating Factors for Timing Delays was
updated.
3-6
Table 3-5 Package Thermal Resistivities was updated.
3-5
Table 3-14 Summary of Maximum and Minimum DC Input and Output Levels
Applicable to Commercial and Industrial Conditions—Software Default Settings
(Advanced) and Table 3-17 Summary of Maximum and Minimum DC Input
Levels Applicable to Commercial and Industrial Conditions (Standard Plus) were
updated.
3-17 to
3-17
Table 3-20 Summary of I/O Timing Characteristics—Software Default Settings
(Advanced) and Table 3-21 Summary of I/O Timing Characteristics—Software
Default Settings (Standard Plus) were updated.
3-20 to
3-20
Table
3-11 Different
Components
Contributing
to
Dynamic
Power
Consumption in ProASIC3 Devices was updated.
3-9
Table 3-24 I/O Output Buffer Maximum Resistances1 (Advanced) and Table 3-
25 I/O Output Buffer Maximum Resistances1 (Standard Plus) were updated.
3-22 to
3-22
Table 3-17 Summary of Maximum and Minimum DC Input Levels Applicable to
Commercial and Industrial Conditions was updated.
3-18
Table 3-28 I/O Short Currents IOSH/IOSL (Advanced) and Table 3-29 I/O
Short Currents IOSH/IOSL (Standard Plus) were updated.
3-24 to
3-26
The note in Table 3-32 I/O Input Rise Time, Fall Time, and Related I/O
Reliability was updated.
3-27
Figure 3-33 Write Access After Write onto Same Address, Figure 3-34 Read
Access After Write onto Same Address, and Figure 3-35 Write Access After
Read onto Same Address are new.
3-82 to
3-84
Figure 3-43 Timing Diagram was updated.
3-96
Advance v0.5
(January 2006)
B-LVDS and M-LDVS are new I/O standards added to the datasheet.
N/A
The term flow-through was changed to pass-through.
N/A
Figure 2-7 Efficient Long-Line Resources was updated.
2-7
The footnotes in Figure 2-15 Clock Input Sources Including CLKBUF,
CLKBUF_LVDS/LVPECL, and CLKINT were updated.
2-16
The Delay Increments in the Programmable Delay Blocks specification in Figure
2-24 ProASIC3E CCC Options.
2-24
The "SRAM and FIFO" section was updated.
2-21
The "RESET" section was updated.
2-25
The "WCLK and RCLK" section was updated.
2-25
The "RESET" section was updated.
2-25
The "RESET" section was updated.
2-27
The "Introduction" of the "Advanced I/Os" section was updated.
2-28
Previous Version
Changes in Current Version (v1.3)
Page
相关PDF资料 |
PDF描述 |
|---|---|
| A3P1000-FFGG256 | FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA256 |
| A3P1000-FFGG484 | FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PBGA484 |
| A3P1000-FPQG208 | FPGA, 24576 CLBS, 1000000 GATES, 350 MHz, PQFP208 |
| ATL80/50-256AM | FPGA, 30000 GATES |
| ATL80/50-256QM | FPGA, 30000 GATES |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A3P1000-FFGG144ES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| A3P1000-FFGG144I | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| A3P1000-FFGG144PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| A3P1000-FFGG256 | 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3 1M GATES 193MHZ COMM 130NM 1.5V 256FBGA - Trays |
| A3P1000-FFGG484 | 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3 1M GATES 193MHZ COMM 130NM 1.5V 484FBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。