参数资料
| 型号： | A3PE1500-PQ208 |
| 厂商： | Microsemi SoC |
| 文件页数： | 61/162页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 1KB FLASH 1.5M 208-PQFP |
| 标准包装： | 24 |
| 系列： | ProASIC3E |
| RAM 位总计： | 276480 |
| 输入/输出数： | 147 |
| 门数： | 1500000 |
| 电源电压： | 1.425 V ~ 1.575 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 208-BFQFP |
| 供应商设备封装： | 208-PQFP（28x28） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页
ProASIC3E Flash Family FPGAs
Revision 13
5-3
Revision 10
(continued)
"TBD" for 3.3 V LVCMOS Wide Range in Table 2-19 I/O Output Buffer Maximum
Resistances1 and Table 2-21 I/O Short Currents IOSH/IOSL was replaced by
"Same as regular 3.3 V LVCMOS" (SAR 33853).
3.3 V LVCMOS Wide Range information was separated from regular 3.3 V
LVCMOS and placed into its own new section, "3.3 V LVCMOS Wide Range".
Values of IOSH and IOSL were added in Table 2-29 Minimum and Maximum DC
Input and Output Levels (SAR 33853).
The formulas in the table notes for Table 2-20 I/O Weak Pull-Up/Pull-Down
Resistances were corrected (SAR 34755).
The AC Loading figures in the "Single-Ended I/O Characteristics" section were
updated to match tables in the "Summary of I/O Timing Characteristics – Default
I/O Software Settings" section (SAR 34889).
The titles and subtitles for Table 2-31 3.3 V LVCMOS Wide Range High Slew
and Table 2-32 3.3 V LVCMOS Wide Range Low Slew were corrected (SAR
37227).
The following notes were removed from Table 2-78 LVDS Minimum and
Maximum DC Input and Output Levels (SAR 34812):
±5%
Differential input voltage = ±350 mV
Minimum pulse width High and Low values were added to the tables in the
"Global Tree Timing Characteristics" section. The maximum frequency for global
clock parameter was removed from these tables because a frequency on the
global is only an indication of what the global network can do. There are other
limiters such as the SRAM, I/Os, and PLL. SmartTime software should be used to
determine the design frequency (SAR 36957).
A note was added to Table 2-98 ProASIC3E CCC/PLL Specification indicating
that when the CCC/PLL core is generated by Microsemi core generator software,
not all delay values of the specified delay increments are available (SAR 34824).
The following figures were deleted. Reference was made to a new application
cSoCs and FPGAs, which covers these cases in detail (SAR 34872).
Figure 2-44 Write Access after Write onto Same Address
Figure 2-45 Read Access after Write onto Same Address
Figure 2-46 Write Access after Read onto Same Address
The port names in the SRAM "Timing Waveforms", SRAM "Timing
Characteristics" tables were revised to ensure consistency with the software
names (SAR 35750).
The "Pin Descriptions and Packaging" chapter is new (SAR 34771).
Package names used in the "Package Pin Assignments" section were revised to
match standards given in Package Mechanical Drawings (SAR 34771).
Pin E6 for the FG256 package was corrected from VvB0 to VCCIB0 (SARs
30364, 31597, 26243).
July 2010
The versioning system for datasheets has been changed. Datasheets are
assigned a revision number that increments each time the datasheet is revised.
The "ProASIC3E Device Status" table on page II indicates the status for each
device in the device family.
N/A
Revision
Changes
Page
相关PDF资料 |
PDF描述 |
|---|---|
| M1A3PE1500-PQG208 | IC FPGA 1KB FLASH 1.5M 208-PQFP |
| ASC35DRAI | CONN EDGECARD 70POS .100 R/A DIP |
| ACB35DHBR | CONN EDGECARD 70POS R/A .050 DIP |
| ASC36DRYI-S734 | CONN EDGECARD 72POS DIP .100 SLD |
| ACC50DRTI | CONN EDGECARD 100PS .100 DIP SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A3PE1500-PQ208I | 功能描述:IC FPGA 1KB FLASH 1.5M 208-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:ProASIC3E 产品培训模块:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色产品:Cyclone? IV FPGAs 标准包装:60 系列:CYCLONE® IV GX LAB/CLB数:9360 逻辑元件/单元数:149760 RAM 位总计:6635520 输入/输出数:270 门数:- 电源电压:1.16 V ~ 1.24 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:484-BGA 供应商设备封装:484-FBGA（23x23） |
| A3PE1500-PQ896 | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs |
| A3PE1500-PQ896ES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs |
| A3PE1500-PQ896I | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs |
| A3PE1500-PQ896PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。