- 您现在的位置：买卖IC网 > PDF目录378264 > A80960HA25SL2GX (INTEL CORP) 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor PDF资料下载
参数资料
| 型号： | A80960HA25SL2GX |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 中文描述： | 32-BIT, 25 MHz, RISC PROCESSOR, CPGA168 |
| 封装： | PGA-168 |
| 文件页数： | 8/102页 |
| 文件大小： | 828K |
| 代理商： | A80960HA25SL2GX |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
80960HA/HD/HT
2
Advance Information
Datasheet
In addition to expanded clock frequency options, the 80960Hx provides essential enhancements for
an emerging class of high-performance embedded applications. Features include a larger
instruction cache, data cache, and data RAM than any other 80960 processor to date. It also boasts
a 32-bit demultiplexed and pipelined burst bus, fast interrupt mechanism, guarded memory unit,
wait state generator, dual programmable timers, ONCE and IEEE 1149.1-compliant boundary scan
test and debug support, and new instructions.
2.1
The i960
Processor Family
The i960 processor family is a 32-bit RISC architecture created by Intel to serve the needs of
embedded applications. The embedded market includes applications as diverse as industrial
automation, avionics, image processing, graphics and communications.
Because all members of the i960 processor family share a common core architecture, i960
applications are code-compatible. Each new processor in the family adds its own special set of
functions to the core to satisfy the needs of a specific application or range of applications in the
embedded market.
2.2
Key 80960Hx Features
2.2.1
Execution Architecture
Independent instruction paths inside the processor allow the execution of multiple, out-of-sequence
instructions per clock. Register and resource scoreboarding interlocks maintain the logical integrity
of sequential instructions that are being executed in parallel. To sustain execution of multiple
instructions in each clock cycle, the processor decodes multiple instructions in parallel and
simultaneously issues these instructions to parallel processing units. The various processing units
are then able to independently access instruction operands in parallel from a common register set.
Local Register Cache integrated on-chip provides automatic register management on call/return
instructions. Upon a call instruction, the processor allocates a set of local registers for the called
procedure, then stores the registers for the previous procedure in the on-chip register cache. As
additional procedures are called, the cache stores the associated registers such that the most recently
called procedure is the first availablebythe next return(
ret
)instruction.The processor canstoreup to
fifteen register sets, after which the oldest sets are stored (spilled) into external memory.
The 80960Hx supports the 80960 architecturally-defined branch prediction mechanism. This
allows many branches to execute with no pipeline break. With the 80960Hx’s efficient pipeline, a
branch can take as few as zero clocks to execute. The maximum penalty for an incorrect prediction
is two core clocks.
2.2.2
Pipelined, Burst Bus
A 32-bit high performance bus controller interfaces the 80960Hx core to the external memory and
peripherals. The Bus Control Unit features a maximum transfer rate of 160 Mbytes per second (at a
40 MHz external bus clock frequency). A key advantage of this design is its versatility. The user
can independently program the physical and logical attributes of system memory. Physical
attributes include wait state profile, bus width, and parity. Logical attributes include cacheability
and Big or Little Endian byte order. Internally programmable wait states and 16 separately
configurable physical memory regions allow the processor to interface with a variety of memory
相关PDF资料 |
PDF描述 |
|---|---|
| A80960HA40SL2GZ | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HA33SL2GY | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HD32SL2GG | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HD50SL2GH | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HD66SL2GJ | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A80960HA33SL2GY | 功能描述:IC MPU I960HA 3V 33MHZ 168-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| A80960HA40 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| A80960HA40 S L2GZ | 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 40MHz 168-Pin CPGA |
| A80960HA40SL2GZ | 功能描述:IC MPU I960HA 3V 40MHZ 168-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| A80960HD32SL2GG | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
发布紧急采购，3分钟左右您将得到回复。