参数资料
| 型号： | ACS8947T |
| 厂商： | Semtech |
| 文件页数： | 26/30页 |
| 文件大小： | 0K |
| 描述： | IC JITTER ATT MULT PLL 48-QFN |
| 标准包装： | 1 |
| 类型： | 时钟/频率发生器，多路复用器 |
| PLL： | 是 |
| 主要目的： | 3G，以太网，PCI，SONET/SDH，无线系统 |
| 输入： | LVPECL |
| 输出： | CML，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:4 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 625MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页
ACS8947T JAM PLL
ADVANCED COMMS & SENSING
FINAL
DATASHEET
Revision 1.00/September 2007 Semtech Corp.
Page 5
www.semtech.com
5OUT2N
O
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 6. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD02 is supplied with 3.3 V, or OFF when VDD02 is tied to zero
volts. If VDD02 is connected to 0 V, remove the external biasing resistors.
6OUT2P
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 5. See OUT2_N (pin 5) for more
detail.
8OUT3N
O
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 9. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD03 is supplied with 3.3 V, or OFF when VDD03 is tied to zero
volts. If VDD03 is connected to 0 V, remove the external biasing resistors.
9OUT3P
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 8. See pin 8 description for more
detail.
11
OUT4N
O
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 12. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD04 is supplied with 3.3 V, or OFF when VDD04 is tied to zero
volts. If VDD04 is connected to 0 V, remove the external biasing resistors.
12
OUT4P
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 11. See pin 11 description for more
detail.
13
ALARM1_CO0
O
LVTTL/
LVCMOS
Activity alarm output for the CLK1P/CLK1N input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up, where it is
used as a configuration output pin, that may be connected to CFG_IN[11:0] input pins as
required. See PLL Configuration.
14
ALARM2_CO1
O
LVTTL/
LVCMOS
Activity alarm output for the CLK2P/CLK2N input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up time, where it
is used as a configuration output pin, that may be connected to CFG_IN[11:0] input pins
as required. See PLL Configuration.
15
CFG_OUT2
O
LVTTL/
LVCMOS
Configuration pin, used in the configuration on power-up of expected input clock
frequency and Resync selection, by connecting to appropriate pin from the CFG_IN[11:0]
pins as required. See PLL Configuration.
16
ALARMC_CO3
O
LVTTL/
LVCMOS
Activity alarm output for the currently selected input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up, where it is
used as a configuration output pin that may be connected to CFG_IN[11:0] input pins as
required. See PLL Configuration.
17
LOCKB
O
Analog
Lock detect output. This is a pulse-width modulated output current, with each pulse
typically +10
μA. The output produces a pulse with a width in proportion to the phase
error seen at the internal phase detector. This pin should be connected via an external
parallel capacitor and resistor to ground. The pin voltage will then give an indication of
phase lock: When low, the device is phase locked; when high the device has frequent
large phase errors and so is not phase locked. The value of the RC components used
determines the time and level of consistency required for lock indication. If LOCKB is
disabled by configuration the LOCKB output is held low.
Table 3 Functional Pins (cont...)
Pin No.
Symbol
I/O
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| AD10200BZ | IC ADC DUAL 12BIT 68-CLCC |
| AD10242BZ | IC ADC DUAL 12BIT 68-CLCC |
| AD10465BZ | IC ADC DUAL 14BIT 68-CLCC |
| AD13280AZ | IC ADC 12BIT 68CLCC |
| AD1377KD | IC ADC SNGL 16BIT 32-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ACS9010 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Optoelectronic |
| ACS9510/50EVB | 制造商:Semtech Corporation 功能描述: |
| ACS9510EVB | 功能描述:EVALUATION BOARD FOR ACS9510 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:ToPSync™ 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ACS9510T | 制造商:Semtech Corporation 功能描述: |
| ACS9520PB | 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:ADVANCED COMMS PRODUCT GROUP |
发布紧急采购，3分钟左右您将得到回复。