参数资料
| 型号： | AD1937WBSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/36页 |
| 文件大小： | 0K |
| 描述： | IC CODEC 4/ADC DIFF OUT 64-LQFP |
| 标准包装： | 1 |
| 类型： | 通用 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 4 / 8 |
| 三角积分调变： | 是 |
| S/N 比，标准 ADC / DAC (db)： | 96 / 96 |
| 动态范围，标准 ADC / DAC (db)： | 105 / 110 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 产品目录页面： | 776 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD1937
Rev. B | Page 16 of 36
To maintain the highest performance possible, limit the clock jitter
of the internal master clock signal to less than a 300 ps rms time
interval error (TIE). Even at these levels, extra noise or tones
can appear in the DAC outputs if the jitter spectrum contains
large spectral peaks. If the internal PLL is not used, it is best to
use an independent crystal oscillator to generate the master clock.
In addition, it is especially important that the clock signal not
pass through an FPGA, CPLD, or other large digital chip (such
as a DSP) before being applied to the AD1937. In most cases,
this induces clock jitter due to the sharing of common power
and ground connections with other unrelated digital output
signals. When the PLL is used, jitter in the reference clock is
attenuated above a certain frequency depending on the loop filter.
RESET AND POWER-DOWN
The function of the PD/RST pin sets all the control registers to
their default settings. To avoid audio pops, PD/RST does not
power down the analog outputs. After PD/RST is deasserted
and the PLL acquires lock condition, an initialization routine
runs inside the AD1937. This initialization lasts for approx-
imately 256 master clock cycles. Once the routine is complete,
the registers can be programmed.
The power-down bits in the PLL and Clock Control 0, DAC
Control 1, and ADC Control 1 registers power down their
respective sections. All other register settings are retained.
To guarantee proper startup, the PD/RST pin should be
pulled low by an external resistor.
I2C CONTROL PORT
The AD1937 has an I2C-compatible control port that permits
programming and reading back the internal control registers
for the ADCs, DACs, and clock system. There is also a stand-
alone mode available for operation without serial control,
configured at reset using the serial control pins. All registers
are set to default except internal MCLK enable, which is set to
1 and ADC BCLK and LRCLK master/slave is set by SDA (see
Table 12 for details).
Table 12. Hardware Selection of Standalone Mode
ADC Clocks
ADDR0
(Pin 30)
SDA
(Pin 31)
SCL
(Pin 34)
ADDR1
(Pin 35)
Slave
0
Master
0
1
0
The I2C interface of the AD1937 is a 2-wire interface that
consists of a clock line (SCL) and a data line (SDA). SDA
is bidirectional and the AD1937 drives SDA either to acknowl-
edge the master (ACK) or to send data during a read operation.
The SDA pin for the I2C port is an open-drain collector and
requires a 2 kΩ pull-up resistor. A write or read access occurs
when the SDA line is pulled low while the SCL line is high,
indicated by start in the timing diagrams. SDA is only allowed
to change when SCL is low except when a start or stop condition
of the data-word consist of the device address and the R/W bit.
The device address consists of an internal built-in address
(0x08) OR’ed with the two address bits, ADDR1 and ADDR0,
and the R/W bit. The two address bits allow four AD1937s to be
used in a system. Tie I2C ADDR0 and ADDR1 low or high and
program the ADDR bits accordingly as 0 or 1. Initiating a write
operation to the AD1937 involves sending a start condition and
then sending the device address with the R/W bit set low. The
AD1937 responds by issuing an acknowledge to indicate that it
has been addressed. The user then sends a second frame telling
the AD1937 which register is required to be written to. Another
acknowledge is issued by the AD1937. Finally, the user can send
another frame with the eight data bits required to be written to
the register. A third acknowledge is issued by the AD1937 after
which the user can send a stop condition to complete the data
transfer.
A read operation requires that the user first write to the
AD1937 to point to the correct register and then read the
data. This is achieved by sending a start condition followed
by the device address frame, with the R/W bit low; the AD1937
returns an acknowledge. The master then sends the register
address frame. Following the acknowledge from the AD1937,
the user must issue a repeated start condition. The next frame
is the device address with the R/W bit set high; the AD1937
returns an acknowledge. On the next frame, the AD1937
outputs the register data on the SDA line; the master should
send an acknowledge. A stop condition completes the read
operation.
and
show examples of writing
to and reading from the DAC1L volume control register,
Address 0x06 (see
).
相关PDF资料 |
PDF描述 |
|---|---|
| AD1938WBSTZ | IC CODEC 24BIT 4ADC/8DAC 48LQFP |
| AD1939WBSTZ-RL | AUDIO CODEC W/ON CHIP 4ADC 8DAC |
| AD1953YSTZ | IC DSP DAC AUDIO3CH/26BIT 48LQFP |
| AD1954YSTZRL | IC DAC AUDIO 3CHAN 26BIT 48LQFP |
| AD1955ARSZRL | IC DAC AUDIO 16-24BIT 28SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD1937WBSTZ-RL | 功能描述:IC CODEC 4/ADC DIFF OUT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| AD1937XSTZ | 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
| AD1937XSTZRL | 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC |
| AD1938 | 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24-Bit CODEC |
| AD1938WBSTZ | 功能描述:IC CODEC 24BIT 4ADC/8DAC 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。