参数资料
型号: AD5112BCPZ5-500R7
厂商: Analog Devices Inc
文件页数: 19/28页
文件大小: 0K
描述: IC DGTL POT 64POS 5K 8LFCSP
标准包装: 1
接片: 64
电阻(欧姆): 5k
电路数: 1
温度系数: 标准值 35 ppm/°C
存储器类型: 非易失
接口: I²C,2 线串口
电源电压: 1.8 V ~ 5 V,2.3 V ~ 5.5V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 8-UFDFN 裸露焊盘,CSP
供应商设备封装: 8-LFCSP-UD(2x2)
包装: 标准包装
其它名称: AD5112BCPZ5-500R7DKR
AD5110/AD5112/AD5114
Data Sheet
Rev. B | Page 26 of 28
TERMINAL VOLTAGE OPERATING RANGE
The AD5110/AD5112/AD5114 are designed with internal
ESD diodes for protection. These diodes also set the voltage
boundary of the terminal operating voltages. Positive signals
present on Terminal A, Terminal B, or Terminal W that
exceed VDD are clamped by the forward-biased diode. There
is no polarity constraint between VA, VW, and VB, but they
cannot be higher than VDD or lower than GND.
GND
VDD
A
W
B
09582-
049
Figure 49. Maximum Terminal Voltages Set by VDD and GND
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A, Terminal B, and Terminal W (Figure 49), it is
important to power VDD first before applying any voltage
to Terminal A, Terminal B, and Terminal W. Otherwise,
the diode is forward-biased such that VDD is powered
unintentionally. The ideal power-up sequence is GND,
VDD, VLOGIC, digital inputs, and VA, VB, and VW. The order
of powering VA, VB, VW, and digital inputs is not important as
long as they are powered after VDD and VLOGIC. Regardless of the
power-up sequence and the ramp rates of the power supplies,
once VLOGIC is powered, the power-on preset activates, which
restores EEPROM values to the RDAC registers.
LAYOUT AND POWER SUPPLY BIASING
It is always a good practice to use compact, minimum lead
length layout design. The leads to the input should be as direct
as possible with a minimum conductor length. Ground paths
should have low resistance and low inductance. It is also good
practice to bypass the power supplies with quality capacitors.
Low equivalent series resistance (ESR) 1 μF to 10 μF tantalum
or electrolytic capacitors should be applied at the supplies to
minimize any transient disturbance and to filter low frequency
ripple. Figure 50 illustrates the basic supply bypassing
configuration for the AD5110/AD5112/AD5114.
VDD VLOGIC
VDD
+
GND
C1
0.1F
C2
10F
VLOGIC
+
C3
0.1F
C4
10F
AD5110/
AD5112/
AD5114
09582-
050
Figure 50. Power Supply Bypassing
相关PDF资料
PDF描述
ISL12029IB27Z-T IC RTC EEPROM LP 2.63V 14-SOIC
VI-2NN-MX-B1 CONVERTER MOD DC/DC 18.5V 75W
VI-2NN-MW CONVERTER MOD DC/DC 18.5V 100W
ISL12029IBZ-T IC RTC EEPROM LP 4.38V 14-SOIC
VI-2NM-MX-B1 CONVERTER MOD DC/DC 10V 75W
相关代理商/技术参数
参数描述
AD5112BCPZ5-RL7 功能描述:IC DGTL POT 64POS 5K SGL 8LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
AD5112BCPZ80-1-RL7 功能描述:IC DGTL POT 64POS 80K SGL 8LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
AD5112BCPZ80-500R7 功能描述:IC DGTL POT 64POS 80K 8LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,300 系列:WiperLock™ 接片:257 电阻(欧姆):100k 电路数:1 温度系数:标准值 150 ppm/°C 存储器类型:易失 接口:3 线 SPI(芯片选择) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-VDFN 裸露焊盘 供应商设备封装:8-DFN-EP(3x3) 包装:带卷 (TR)
AD5112BCPZ80-RL7 功能描述:IC DGTL POT 64POS 80K SGL 8LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
AD5113 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Channel, 128-/64-/32-Position, Up/Down, ±8% Resistor Tolerance, Nonvolatile Digital Potentiometer