参数资料
型号: AD5254BRUZ50-RL7
厂商: Analog Devices Inc
文件页数: 16/32页
文件大小: 0K
描述: IC POT DGTL QUAD 50K 20TSSOP
标准包装: 1,000
接片: 256
电阻(欧姆): 50k
电路数: 4
温度系数: 标准值 650 ppm/°C
存储器类型: 非易失
接口: I²C(设备位址)
电源电压: 2.7 V ~ 5.5 V,±2.25 V ~ 2.75 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 20-TSSOP
包装: 带卷 (TR)
Data Sheet
AD5253/AD5254
Rev. C | Page 23 of 32
03824-0-038
+5V
R1
AD1
AD0
N1
4
2
4
+5V
R2X
AD1
AD0
N2X
+5
P2Y
P3X
R3X
R3Y
N3Y
AD1
AD0
AD1
AD0
4
+5V
P4
R4
+5V
2
4
DECODER
4
2
4
DECODER
4
2
4
DECODER
4
2
4
DECODER
Figure 38. Four Devices with AD1 and AD0 of 00
TERMINAL VOLTAGE OPERATION RANGE
The AD5253/AD5254 are designed with internal ESD diodes
for protection; these diodes also set the boundaries for the
terminal operating voltages. Positive signals present on
Terminal A, Terminal B, or Terminal W that exceed VDD are
clamped by the forward-biased diode. Similarly, negative signals
on Terminal A, Terminal B, or Terminal W that are more
negative than VSS are also clamped (see Figure 39). In practice,
users should not operate VAB, VWA, and VWB to be higher than
the voltage across VDD to VSS, but VAB, VWA, and VWB have no
polarity constraint.
03824-0-039
VDD
A
W
B
VSS
Figure 39. Maximum Terminal Voltages Set by VDD and VSS
POWER-UP AND POWER-DOWN SEQUENCES
Because the ESD protection diodes limit the voltage compliance
at Terminal A, Terminal B, and Terminal W (Figure 39), it is
important to power VDD/VSS before applying any voltage to
these terminals. Otherwise, the diodes are forward biased such
that VDD/VSS are powered unintentionally and may affect the
user’s circuit. Similarly, VDD/VSS should be powered down last.
The ideal power-up sequence is in the following order: GND,
VDD, VSS, digital inputs, and VA/VB/VW. The order of powering
VA, VB, VW, and the digital inputs is not important, as long as
they are powered after VDD/VSS.
LAYOUT AND POWER SUPPLY BIASING
It is always a good practice to employ a compact, minimum
lead-length layout design. The leads to the input should be as
direct as possible, with a minimum conductor length. Ground
paths should have low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors. Low equivalent series resistance (ESR)
1 μF to 10 μF tantalum or electrolytic capacitors should be
applied at the supplies to minimize any transient disturbance
and filter low frequency ripple. Figure 40 illustrates the basic
supply-bypassing configuration for the AD5253/AD5254.
03824-0-040
VDD
VSS
GND
C3
AD5253/AD5254
C4
C1
C2
10
F
10
F
0.1
F
0.1
F
Figure 40. Power Supply-Bypassing Configuration
The ground pin of the AD5253/AD5254 is used primarily as a
digital ground reference. To minimize the digital ground
bounce, the AD5253/AD5254 ground terminal should be joined
remotely to the common ground (see Figure 40).
相关PDF资料
PDF描述
VI-B4Z-MY-F2 CONVERTER MOD DC/DC 2V 20W
VE-B74-MW-B1 CONVERTER MOD DC/DC 48V 100W
M83723/83R18146 CONN RCPT 14POS WALL MT W/PINS
VI-B6M-IU-F1 CONVERTER MOD DC/DC 10V 200W
VI-B4Z-MY-F1 CONVERTER MOD DC/DC 2V 20W
相关代理商/技术参数
参数描述
AD5254EVAL 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD5254 - Bulk
AD5255 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel Digital Potentiometer with Nonvolatile Memory
AD5255BRU25 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 25KOHM TRIPLE 24TSSOP - Rail/Tube
AD5255BRU250 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 250KOHM TRIPLE 24TSSOP - Rail/Tube
AD5255BRU250-RL7 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 250KOHM TRIPLE 24TSSOP - Tape and Reel