- 您现在的位置：买卖IC网 > PDF目录373874 > AD5254EVAL (Analog Devices, Inc.) Dual, 256-Tap, Nonvolatile, I2C-Interface, Digital Potentiometers PDF资料下载
参数资料
| 型号： | AD5254EVAL |
| 厂商： | Analog Devices, Inc. |
| 元件分类： | 通用总线功能 |
| 英文描述： | Dual, 256-Tap, Nonvolatile, I2C-Interface, Digital Potentiometers |
| 中文描述： | 双路、256抽头、非易失、I2C接口、数字电位器 |
| 文件页数： | 22/28页 |
| 文件大小： | 834K |
| 代理商： | AD5254EVAL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页
AD5253/AD5254
Rev. 0 | Page 22 of 28
0
+5V
R1
AD1
AD0
N1
4
2
×
4
+5V
R2
X
AD1
AD0
N2
X
+5
P2
Y
P2
Y
P3
X
R3
X
R3
Y
N3
Y
AD1
AD0
AD1
AD0
×
4
×
4
×
4
+5V
P4
R4
+5V
2
×
4
DECODER
4
2
×
4
DECODER
4
2
×
4
DECODER
4
2
×
4
DECODER
Figure 38. Four Devices with AD1 and AD0 of 00
TERMINAL VOLTAGE OPERATION RANGE
The AD5253/AD5254 are designed with internal ESD diodes
for protection; these diodes also set the boundary of the
terminal operating voltages. Positive signals present on terminal
A, B, or W that exceed V
DD
are clamped by the forward biased
diode. Similarly, negative signals on terminal A, B, or W that are
more negative than V
SS
are also clamped (see Figure 39). In
practice, users should not operate V
AB
, V
WA
, and V
WB
to be
higher than the voltage across V
DD
-to-V
SS
, but V
AB
, V
WA
, and V
WB
have no polarity constraint.
0
V
DD
A
W
B
V
SS
Figure 39. Maximum Terminal Voltages Set by V
DD
and V
SS
POWER-UP AND POWER-DOWN SEQUENCES
Since the ESD protection diodes limit the voltage compliance at
terminals A, B, and W (Figure 39), it is important to power
V
DD
/V
SS
before applying any voltage to terminals A, B, and W.
Otherwise, the diodes are forward-biased such that V
DD
/V
SS
are
powered unintentionally and may affect the rest of the user’s
circuit. Similarly, V
DD
/V
SS
should be powered down last. The
ideal power-up sequence is in the following order: GND, V
DD
,
V
SS
, digital inputs, and V
A
/V
B
/V
W
. The order of powering V
A
, V
B
,
V
W
, and the digital inputs is not important, as long as they are
powered after V
DD
/V
SS
.
LAYOUT AND POWER SUPPLY BIASING
It is always a good practice to employ a compact, minimum
lead-length layout design. The leads to the input should be as
direct as possible, with a minimum conductor length. Ground
paths should have low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors. Low ESR (equivalent series resistance)
1 μF to 10 μF tantalum or electrolytic capacitors should be
applied at the supplies to minimize any transient disturbance
and filter low frequency ripple. Figure 40 illustrates the basic
supply-bypassing configuration for the AD5253/AD5254.
0
V
DD
V
DD
V
SS
V
SS
GND
C3
AD5253/AD5254
C4
C1
C2
10
μ
F
10
μ
F
0.1
μ
F
0.1
μ
F
Figure 40. Power Supply Bypassing
The ground pin of the AD5253/AD5254 is used primarily as a
digital ground reference. To minimize the digital ground
bounce, the AD5253/AD5254 ground terminal should be joined
remotely to the common ground (see Figure 40).
相关PDF资料 |
PDF描述 |
|---|---|
| AD5255BRU25-RL7 | 3-Channel Digital Potentiometer with Nonvolatile Memory |
| AD5255BRU25 | 3-Channel Digital Potentiometer with Nonvolatile Memory |
| AD5255BRU250 | 3-Channel Digital Potentiometer with Nonvolatile Memory |
| AD5255BRU250-RL7 | 3-Channel Digital Potentiometer with Nonvolatile Memory |
| AD5255 | 18 Bit, 1.25MSPS Single Channel Delta-Sigma ADC Single 64-HTQFP -40 to 85 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5255 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel Digital Potentiometer with Nonvolatile Memory |
| AD5255BRU25 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 25KOHM TRIPLE 24TSSOP - Rail/Tube |
| AD5255BRU250 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 250KOHM TRIPLE 24TSSOP - Rail/Tube |
| AD5255BRU250-RL7 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 250KOHM TRIPLE 24TSSOP - Tape and Reel |
| AD5255BRU25-RL7 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 512POS 25KOHM TRIPLE 24TSSOP - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。