参数资料
型号: AD5282BRUZ200
厂商: Analog Devices Inc
文件页数: 23/28页
文件大小: 0K
描述: IC DUAL POT 200K 256POS 16-TSSOP
标准包装: 96
接片: 256
电阻(欧姆): 200k
电路数: 2
温度系数: 标准值 30 ppm/°C
存储器类型: 易失
接口: I²C(设备位址)
电源电压: 4.5 V ~ 16.5 V,±4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 管件
产品目录页面: 787 (CN2011-ZH PDF)
AD5280/AD5282
Rev. C | Page 4 of
28
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
Total Harmonic Distortion
THDW
VA = 1 V rms, RAB = 20 kΩ
0.014
%
VB = 0 V dc, f = 1 kHz
VW Settling Time
tS
VA = 5 V, VB = 5 V, ±1 LSB error band
5
μs
Crosstalk
CT
VA = VDD, VB = 0 V, measure VW1 with
adjacent RDAC making full-scale
code change
15
nV-s
Analog Crosstalk
CTA
Measure VW1 with VW2 = 5 V p-p @ f =
10 kHz
62
dB
Resistor Noise Voltage
eN_WB
RWB = 20 kΩ, f = 1 kHz
18
nV/√Hz
INTERFACE TIMING CHARACTERISTICS (applies to all parts)6, 10, 11
SCL Clock Frequency
fSCL
0
400
kHz
tBUF Bus Free Time Between
Stop and Start
t1
1.3
μs
tHD:STA Hold Time (Repeated
Start)
t2
After this period, the first clock pulse
is generated
0.6
μs
tLOW Low Period of SCL Clock
t3
1.3
μs
tHIGH High Period of SCL Clock
t4
0.6
μs
tSU:STA Setup Time for Start
Condition
t5
0.6
μs
tHD:DAT Data Hold Time
t6
0
0.9
μs
tSU:DAT Data Setup Time
t7
100
ns
tF Fall Time of Both SDA and
SCL Signals
t8
300
ns
tR Rise Time of Both SDA and
SCL Signals
t9
300
ns
tSU:STO Setup Time for STOP
Condition
t10
0.6
μs
02
92
9-
0
42
1 Typicals represent average readings at 25°C, VDD = +5 V, VSS = 5 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3 VAB = VDD, wiper (VW) = no connect.
4 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits
of ±1 LSB maximum are guaranteed monotonic operating conditions.
5 Resistor Terminal A, Resistor Terminal B, and Wiper Terminal W have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test.
7 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
8 Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest
bandwidth. The highest R value results in the minimum overall power consumption.
9 All dynamic characteristics use VDD = 5 V.
10 See timing diagram (Figure 3) for location of measured values.
11 Standard I2C mode operation is guaranteed by design.
t1
t2
t3
t8
t9
t6
t4
t7
t5
t2
t10
PS
S
SCL
SDA
P
Figure 3. Detailed Timing Diagram
相关PDF资料
PDF描述
AD5282BRUZ20 IC DUAL POT 20K 256POS 16-TSSOP
VE-23X-MY-F1 CONVERTER MOD DC/DC 5.2V 50W
VE-23W-MY-F4 CONVERTER MOD DC/DC 5.5V 50W
VE-23W-MY-F2 CONVERTER MOD DC/DC 5.5V 50W
VE-23V-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
相关代理商/技术参数
参数描述
AD5282BRUZ2002 制造商:AD 制造商全称:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer
AD5282BRUZ200-R7 功能描述:IC POT DGTL 200K 256POS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
AD5282BRUZ200-R72 制造商:AD 制造商全称:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer
AD5282BRUZ202 制造商:AD 制造商全称:Analog Devices 功能描述:Single/Dual,15 V/5 V,256-Position I2C-Compatible Digital Potentiometer
AD5282BRUZ20-REEL7 功能描述:IC POT DGTL 20K 256POS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)