参数资料
型号: AD5379ABC
厂商: Analog Devices Inc
文件页数: 27/29页
文件大小: 0K
描述: IC DAC 14BIT 40CH 108-CSPBGA
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
设置时间: 20µs
位数: 14
数据接口: 串行,并联
转换器数目: 40
电压电源: 模拟和数字,双 ±
功率耗散(最大): 850mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 108-BGA,CSPBGA
供应商设备封装: 108-CSPBGA(13x13)
包装: 托盘
输出数目和类型: 40 电压,双极
采样率(每秒): 50k
配用: EVAL-AD5379EBZ-ND - BOARD EVALUATION FOR AD5379
AD5379
Rev. B | Page 6 of 28
TIMING CHARACTERISTICS
SERIAL INTERFACE
VCC = 2.7 V to 5.5 V; VDD = 11.4 V to 16.5 V; VSS = 11.4 V to 16.5 V; VREF(+) = 5 V; VREF() = 3.5 V; AGND = DGND = REFGND = 0 V;
VBIAS = 5 V, FIFOEN = 0 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 4.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
20
ns min
SCLK cycle time.
t2
8
ns min
SCLK high time.
t3
8
ns min
SCLK low time.
t4
10
ns min
SYNC falling edge to SCLK falling edge setup time.
15
ns min
24th SCLK falling edge to SYNC falling edge.
25
ns min
Minimum SYNC low time.
t7
10
ns min
Minimum SYNC high time.
t8
5
ns min
Data setup time.
t9
4.5
ns min
Data hold time.
30
ns max
24th SCLK falling edge to BUSY falling edge.
t11
330
ns max
BUSY pulse width low (single-channel update). See
.
t124
20
ns min
24th SCLK falling edge to LDAC falling edge.
t13
20
ns min
LDAC pulse width low.
t14
150
ns typ
BUSY rising edge to DAC output response time.
t15
0
ns min
BUSY rising edge to LDAC falling edge.
t16
100
ns min
LDAC falling edge to DAC output response time.
t17
20/30
μs typ/max
DAC output settling time.
t18
10
ns min
CLR pulse width low.
t19
350
ns max
CLR/RESET pulse activation time.
25
ns max
SCLK rising edge to sdo valid.
5
ns min
SCLK falling edge to SYNC rising edge.
5
ns min
SYNC rising edge to SCLK rising edge.
20
ns min
SYNC rising edge to LDAC falling edge.
30
ns min
SYNC rising edge to BUSY falling edge.
t25
10
ns min
RESET pulse width low.
t26
120
μs max
RESET time indicated by BUSY low.
1 Guaranteed by design and characterization, not production tested.
2 All input signals are specified with tr = tf = 2 ns (10% to 90% of VCC), and timed from a voltage level of 1.2 V.
4 Standalone mode only.
5 This is measured with the load circuit shown in Figure 2.
6 This is measured with the load circuit shown in Figure 3.
7 Daisy-chain mode only.
TO
OUTPUT
PIN
VCC
VOL
CL
50pF
RL
2.2k
Ω
03165-002
Figure 2. Load Circuit for BUSY Timing Diagram
2
VOH(min) + VOL(max)
200
μA
200
μA
IOL
IOH
CL
50pF
TO
OUTPUT
PIN
03165-003
Figure 3. Load Circuit for SDO Timing Diagram
(Serial Interface, Daisy-Chain Mode)
相关PDF资料
PDF描述
AD5380BSTZ-3 IC DAC 14BIT 40CHAN 3V 100LQFP
AD5381BSTZ-5 IC DAC 12BIT 40CH 5V 100-LQFP
AD5382BSTZ-3 IC DAC 14BIT 32CHAN 3V 100LQFP
AD5390BCPZ-5 IC DAC 14BIT 16CHAN 5V 64LFCSP
AD5398ABCBZ-REEL IC DAC 10BIT CURRENT-SINK 9WLCSP
相关代理商/技术参数
参数描述
AD5379ABCZ 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD537JCHIPS 制造商:未知厂家 制造商全称:未知厂家 功能描述:Voltage-to-Frequency Converter
AD537JD 功能描述:IC V/F CONV 14-CDIP RoHS:否 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR
AD537JH 功能描述:IC V/F CONV TO-100-10 RoHS:否 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR
AD537JH 制造商:Analog Devices 功能描述:SEMICONDUCTORS LINEAR 制造商:Analog Devices 功能描述:V/F CONVERTER 150KHZ 0.15%