- 您现在的位置：买卖IC网 > PDF目录373878 > AD5383 (Analog Devices, Inc.) 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC PDF资料下载
参数资料
| 型号： | AD5383 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| 中文描述： | 32通道，3伏/ 5 V，单电源，12位，电压输出DAC |
| 文件页数： | 10/40页 |
| 文件大小： | 616K |
| 代理商： | AD5383 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD5382
I
2
C SERIAL INTERFACE
Table 7. DV
DD
= 2.7 V to 5.5 V; AV
DD
= 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications
T
MIN
to T
MAX
, unless otherwise noted
Parameter
1
,
2
Limit at T
MIN
, T
MAX
Unit
F
SCL
400
kHz max
t
1
2.5
μs min
t
2
0.6
μs min
t
3
1.3
μs min
t
4
0.6
μs min
t
5
100
ns min
t
63
0.9
μs max
0
μs min
t
7
0.6
μs min
t
8
0.6
μs min
t
9
1.3
μs min
t
10
300
ns max
0
ns min
t
11
300
ns max
0
ns min
300
ns max
20 + 0.1C
b
4
ns min
C
b
400
pF max
Rev. 0 | Page 10 of 40
Description
SCL clock frequency
SCL cycle time
t
HIGH
, SCL high time
t
LOW
, SCL low time
t
HD,STA
, start/repeated start condition hold time
t
SU,DAT
, data setup time
t
HD,DAT
, data hold time
t
HD,DAT
, data hold time
t
SU,STA
, setup time for repeated start
t
SU,STO
, stop condition setup time
t
BUF
, bus free time between a STOP and a START condition
t
R
, rise time of SCL and SDA when receiving
t
R
, rise time of SCL and SDA when receiving (CMOS compatible)
t
F
, fall time of SDA when transmitting
t
F
, fall time of SDA when receiving (CMOS compatible)
t
F
, fall time of SCL and SDA when receiving
t
F
, fall time of SCL and SDA when transmitting
Capacitive load for each bus line
1
Guaranteed by design and characterization, not production tested.
2
See Figure 6.
3
A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH
min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4
C
b
is the total capacitance, in pF, of one bus line. t
R
and t
F
are measured between 0.3 DV
DD
and 0.7 DV
DD
.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
t
9
t
3
t
1
t
11
t
4
t
10
t
4
t
5
t
7
t
6
t
8
t
2
SDA
SCL
0
Figure 6. I2C Compatible Serial Interface Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD5383BST-3-REEL | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| AD5383BST-5-REEL | 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| AD5384BBC-3 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5384BBC-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5390BCP-3-REEL | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5383BST | 制造商:Analog Devices 功能描述:- Bulk |
| AD5383BST-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5383BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5383BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5383BSTZ-3 | 功能描述:IC DAC 12BIT 32CHAN 3V 100LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
发布紧急采购，3分钟左右您将得到回复。