参数资料
型号: AD5383
厂商: Analog Devices, Inc.
英文描述: 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
中文描述: 32通道,3伏/ 5 V,单电源,12位,电压输出DAC
文件页数: 8/40页
文件大小: 616K
代理商: AD5383
AD5382
TIMING CHARACTERISTICS
SPI, QSPI, MICROWIRE, OR DSP COMPATIBLE SERIAL INTERFACE
Table 6. DV
DD
= 2.7 V to 5.5 V ; AV
DD
= 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications
T
MIN
to T
MAX
, unless otherwise noted
Parameter
1
,
2
,
3
Limit at T
MIN
, T
MAX
Unit
t
1
33
ns min
t
2
13
ns min
t
3
13
ns min
t
4
13
ns min
t
5
4
13
ns min
t
6
4
33
ns min
t
7
10
ns min
t
7A
50
ns min
t
8
5
ns min
t
9
4.5
ns min
t
104
30
ns max
t
11
670
ns max
t
12 4
20
ns min
t
13
20
ns min
t
14
100
ns max
t
15
0
ns min
t
16
100
ns min
t
17
8
μs typ
t
18
20
ns min
t
19
35
μs max
t
20
5
20
ns max
t
215
5
ns min
t
225
8
ns min
t
23
20
ns min
Rev. 0 | Page 8 of 40
Description
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
24th SCLK falling edge to SYNC falling edge
Minimum SYNC low time
Minimum SYNC high time
Minimum SYNC high time in Readback mode
Data setup time
Data hold time
24th SCLK falling edge to BUSY falling edge
BUSY pulse width low (single channel update)
24th SCLK falling edge to LDAC falling edge
LDAC pulse width low
BUSY rising edge to DAC output response time
BUSY rising edge to LDAC falling edge
LDAC falling edge to DAC output response time
DAC output settling time
CLR pulse width low
CLR pulse activation time
SCLK rising edge to SDO valid
SCLK falling edge to SYNC rising edge
SYNC rising edge to SCLK rising edge
SYNC rising edge to LDAC falling edge
1
Guaranteed by design and characterization, not production tested.
2
All input signals are specified with t
r
= t
f
= 5 ns (10% to 90% of V
CC
) and are timed from a voltage level of 1.2 V.
3
See Figure 2, Figure 3, Figure 4, and Figure 5.
4
Standalone mode only.
5
Daisy-chain mode only.
C
50pF
TO OUTPUT PIN
V
OH
(MIN) OR
V
OL
(MAX)
200
μ
A
200
μ
A
I
OL
I
OH
0
Figure 2. Load Circuit for SDO Timing Diagram
(Serial Interface, Daisy-Chain Mode)
相关PDF资料
PDF描述
AD5383BST-3-REEL 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5383BST-5-REEL 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5384BBC-3 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5384BBC-5 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5390BCP-3-REEL 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
相关代理商/技术参数
参数描述
AD5383BST 制造商:Analog Devices 功能描述:- Bulk
AD5383BST-3 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述:
AD5383BST-5 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk
AD5383BST-5-REEL 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R
AD5383BSTZ-3 功能描述:IC DAC 12BIT 32CHAN 3V 100LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行,SPI? 转换器数目:1 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND