参数资料
| 型号： | AD5433YCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT MULTIPLYING 20LFCSP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 35ns |
| 位数： | 10 |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 25µW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-VQ |
| 包装： | 托盘 |
| 输出数目和类型： | 2 电流，单极；2 电流，双极 |
| 采样率（每秒）： | 20.4M |
| 配用： | EVAL-AD5433EBZ-ND - BOARD EVAL FOR AD5433 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
Data Sheet
AD5424/AD5433/AD5445
Rev. D | Page 23 of 28
Provided the DAC switches are driven from true wideband
low impedance sources (VIN and AGND), they settle quickly.
Consequently, the slew rate and settling time of a voltage
switching DAC circuit is determined largely by the output op
amp. To obtain minimum settling time in this configuration, it
is important to minimize capacitance at the VREF node (voltage
output node in this application) of the DAC. This is done by using
low inputs capacitance buffer amplifiers and careful board design.
Most single-supply circuits include ground as part of the analog
signal range, which in turns requires an amplifier that can handle
rail-to-rail signals. There is a large range of single-supply
amplifiers available from Analog Devices.
PARALLEL INTERFACE
of an 8-, 10-, or 12-bit parallel word. Control lines CS and R/W
allow data to be written to or read from the DAC register. A
write event takes place when CS and R/W are brought low, data
available on the data lines fills the shift register, and the rising
edge of CS latches the data and transfers the latched data-word
to the DAC register. The DAC latches are not transparent, thus
a write sequence must consist of a falling and rising edge on CS
to ensure that data is loaded to the DAC register and its analog
equivalent is reflected on the DAC output.
A read event takes place when R/W is held high and CS is
brought low. New data is loaded from the DAC register back to
the input register and out onto the data line where it can be read
back to the controller for verification or diagnostic purposes.
MICROPROCESSOR INTERFACING
the ADSP-21xx series of DSPs as a memory-mapped device. A
single wait state may be necessary to interface the AD5424/
speed of the DSP. The wait state can be programmed via the
data memory wait state control register of the ADSP-21xx
(see the ADSP-21xx family user’s manual for details).
03160-056
R/W
DB0 TO DB11
AD5424/
AD5433/
AD5445*
ADDRESS
DECODER
CS
DATA 0 TO
DATA 23
ADDRESS BUS
ADDR0 TO
ADRR13
ADSP-21xx*
DATA BUS
DMS
WR
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5445 and the 8xC51 family of DSPs. To facilitate external
data memory access, the address latch enable (ALE) mode is
enabled. The low byte of the address is latched with this output
pulse during access to external memory. AD0 to AD7 are the
multiplexed low order addresses and data bus and require
strong internal pull-ups when emitting 1s. During access to
external memory, A8 to A15 are the high order address bytes.
Since these ports are open drained, they also require strong
internal pull-ups when emitting 1s.
03160-063
R/W
DB0 TO DB11
AD5424/
AD5433/
AD5445*
ADDRESS
DECODER
CS
AD0 TO AD7
ADDRESS BUS
A8 TO A15
8051*
DATA BUS
WR
*ADDITIONAL PINS OMITTED FOR CLARITY
8-BIT
LATCH
ALE
asynchronous memory write cycle of the processor drives the
digital inputs of the DAC. The AMSx line is actually four memory
select lines. Internal ADDR lines are decoded into AMS3-0, these
lines are then inserted as chip selects. The rest of the interface is
a standard handshaking operation.
03160-057
R/W
DB0 TO DB11
AD5424/
AD5433/
AD5445*
ADDRESS
DECODER
CS
DATA 0 TO
DATA 23
ADDRESS BUS
ADDR1 TO
ADRR19
ADSP-BF5xx
DATA BUS
AMSx
AWE
*ADDITIONAL PINS OMITTED FOR CLARITY
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JNM-MZ-F2 | CONVERTER MOD DC/DC 10V 25W |
| MS3120F22-21P | CONN RCPT 21POS WALL MNT W/PINS |
| VI-B1L-MV-F3 | CONVERTER MOD DC/DC 28V 150W |
| MS27473T24F24S | CONN PLUG 24POS STRAIGHT W/SCKT |
| VI-B1L-MV-F2 | CONVERTER MOD DC/DC 28V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5433YRU | 功能描述:IC DAC 10BIT MULTIPLYING 20TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?，串行，SPI? 转换器数目:8 电压电源:单电源 功率耗散（最大）:2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP（4x3） 包装:管件 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5433YRU-REEL | 功能描述:IC DAC 10BIT MULTIPLYING 20TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?，串行，SPI? 转换器数目:8 电压电源:单电源 功率耗散（最大）:2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP（4x3） 包装:管件 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5433YRU-REEL7 | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 10-bit 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 1CH R-2R 10-BIT 20TSSOP - Tape and Reel |
| AD5433YRUZ | 功能描述:IC DAC 10BIT MULTIPLYING 20TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5433YRUZ | 制造商:Analog Devices 功能描述:10BIT DAC PARALLEL I/F SMD 5433 |
发布紧急采购，3分钟左右您将得到回复。