- 您现在的位置：买卖IC网 > PDF目录8724 > AD5444YRMZ-REEL (Analog Devices Inc)IC DAC 12BIT MULTIPLYING 10-MSOP PDF资料下载
参数资料
| 型号： | AD5444YRMZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/29页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT MULTIPLYING 10-MSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 3,000 |
| 设置时间： | 16ns |
| 位数： | 12 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 50.5µW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-MSOP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 2 电流，单极；2 电流，双极 |
| 采样率（每秒）： | 2.7M |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD5444/AD5446
Data Sheet
Rev. E | Page 14 of 28
TERMINOLOGY
Relative Accuracy or Integral Nonlinearity
Relative accuracy or integral nonlinearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after
adjusting for zero scale and full scale and is normally expressed
in LSBs or as a percentage of full-scale reading.
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of 1 LSB maximum
over the operating temperature range ensures monotonicity.
Gain Error
Gain error or full-scale error is a measure of the output error
between an ideal DAC and the actual device output. For this
DAC, ideal maximum output is VREF 1 LSB. Gain error of the
DAC is adjustable to zero with external resistance.
Output Leakage Current
Output leakage current is current that flows in the DAC ladder
switches when the ladder is turned off. For the IOUT1 line, it can
be measured by loading all 0s to the DAC and measuring the
IOUT1 current. Minimum current flows in the IOUT2 line when
the DAC is loaded with all 1s.
Output Capacitance
Capacitance from IOUT1 or IOUT2 to AGND.
Output Current Settling Time
The amount of time it takes for the output to settle to a speci-
fied level for a full-scale input change. For this device, it is
specified with a 100 resistor to ground. The settling time
specification includes the digital delay from the SYNC rising
edge to the full-scale output change.
Digital-to-Analog Glitch Impulse
The amount of charge injected from the digital inputs to the
analog output when the inputs change state. This is normally
specified as the area of the glitch in either picoamps per second
or nanovolts per second, depending upon whether the glitch is
measured as a current or voltage signal.
Digital Feedthrough
When the device is not selected, high frequency logic activ-
ity on the device’s digital inputs can be capacitively coupled
through the device to show up as noise on the IOUT1 and IOUT2
pins and, subsequently, into the following circuitry. This noise is
digital feedthrough.
Multiplying Feedthrough Error
Multiplying feedthrough error is due to capacitive feedthrough
from the DAC reference input to the DAC IOUT1 line, when all
0s are loaded to the DAC.
Total Harmonic Distortion (THD)
The DAC is driven by an ac reference. The ratio of the rms sum
of the harmonics of the DAC output to the fundamental value is
the THD. Usually only the lower-order harmonics, such as second
to fifth, are included.
1
5
4
3
2
V
THD
2
log
20
+
=
Digital Intermodulation Distortion
Second-order intermodulation (IMD) measurements are the
relative magnitudes of the fa and fb tones digitally generated by
the DAC and the second-order products at 2fa fb and 2fb fa.
Compliance Voltage Range
The maximum range of (output) terminal voltage for which
the device provides the specified characteristics.
Spurious-Free Dynamic Range (SFDR)
The usable dynamic range of a DAC before spurious noise
interferes or distorts the fundamental signal. SFDR is the
measure of difference in amplitude between the fundamental
and the largest harmonically or nonharmonically related spur
from dc to full Nyquist bandwidth (half the DAC sampling
rate or fS/2). Narrow-band SFDR is a measure of SFDR over
an arbitrary window size, in this case 50% of the fundamental.
Digital SFDR is a measure of the usable dynamic range of the
DAC when the signal is a digitally generated sine wave.
相关PDF资料 |
PDF描述 |
|---|---|
| V24A5H400BG2 | CONVERTER MOD DC/DC 5V 400W |
| AD5445YRUZ-REEL7 | IC DAC 12BIT PARALL IOUT 20TSSOP |
| V24A5H400BF2 | CONVERTER MOD DC/DC 5V 400W |
| V24A5H400BL3 | CONVERTER MOD DC/DC 5V 400W |
| VE-22X-MW-F3 | CONVERTER MOD DC/DC 5.2V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5444YRMZ-REEL7 | 功能描述:IC DAC 12BIT MULTIPLYING 10-MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?，串行，SPI? 转换器数目:8 电压电源:单电源 功率耗散（最大）:2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP（4x3） 包装:管件 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5445 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5445YCP | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12-BIT LOUT DAC PARELLED INT/FACE I.C. - Bulk 制造商:Analog Devices 功能描述:12BIT DAC PARALLEL I/F SMD 5445 |
| AD5445YCP-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 20-Pin LFCSP EP T/R |
| AD5445YCP-REEL7 | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 20-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT LOUT DAC PARELLED INT/FACE I.C. - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。