参数资料
型号: AD5504BRUZ
厂商: Analog Devices Inc
文件页数: 20/20页
文件大小: 0K
描述: IC DAC 12BIT SPI 16-TSSOP
产品培训模块: DAC Architectures
设计资源: Powering a 30V DAC from a 3V supply (CN0193)
标准包装: 1
设置时间: 45µs
位数: 12
数据接口: SPI?、QSPI?、MICROWIRE? 和 DSP
转换器数目: 4
电压电源:
工作温度: -40°C ~ 105°C
安装类型: *
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: *
包装: 管件
输出数目和类型: 4 电压,单极
采样率(每秒): *
Data Sheet
AD5504
Rev. B | Page 9 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
SYNC
SCLK
SDI
AGND
DGND
SDO
CLR
LDAC
16
15
14
13
12
11
10
9
ALARM
VDD
R_SEL
VOUTC
VOUTD
VOUTB
VOUTA
VLOGIC
TOP VIEW
(Not to Scale)
AD5504
07994-
005
Figure 5. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are ignored.
When CLR is activated, the input register and the DAC register are set to 0x000 and the outputs to zero scale.
2
SYNC
Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC goes
low, it enables the input shift register and data is transferred in on the rising edges of the following clocks. The
selected DAC register is updated on the 16th falling SCLK, unless SYNC is taken high before this edge, in which case, the
rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC.
3
SCLK
Serial Clock Input. Data is clocked into the input shift register on the rising edge of the serial clock input. Data can
be transferred at rates up to 16 MHz.
4
SDI
Serial Data Input. This part has a 16-bit shift register. Data is clocked into the register on the rising edge of the
serial clock input.
5
SDO
Serial Data Output. CMOS output. This pin serves as the readback function for all DAC and control registers. Data
is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
6
DGND
Digital Ground Pin.
7
AGND
Analog Ground Pin.
8
LDAC
Load DAC Input. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new
data. This allows all DAC outputs to update simultaneously. Alternatively, this pin can be tied permanently low.
9
VOUTD
Buffered Analog Output Voltage from DAC D.
10
VOUTC
Buffered Analog Output Voltage from DAC C.
11
VOUTB
Buffered Analog Output Voltage from DAC B.
12
VOUTA
Buffered Analog Output Voltage from DAC A.
13
R_SEL
Range Select Pin. Tying this pin to DGND selects a DAC output range of 0 V to 60 V, alternatively tying R_SEL to
VLOGIC selects a DAC output range of 0 V to 30 V.
14
VDD
Positive Analog Power Supply. 10 V to 62 V for the specified performance. This pin should be decoupled with 0.1 F
ceramic capacitors and 10 F capacitors.
15
ALARM
Active Low CMOS Output Pin. This pin flags an alarm if the temperature on the die exceeds 110°C.
16
VLOGIC
Logic Power Supply; 2.3 V to 5.5 V. Decouple this pin with 0.1F ceramic capacitors and 10 F capacitors.
相关PDF资料
PDF描述
AD5516ABC-3 IC DAC 12BIT 16CH 74-CSPBGA
AD5531BRU IC DAC 14BIT SRL IN/VOUT 16TSSOP
AD5532BBCZ-1 IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5541ABRMZ IC DAC 16BIT 2.7-5.5V 10-MSOP
AD5542ABRUZ IC DAC 16BIT SRL 16TSSOP
相关代理商/技术参数
参数描述
AD5504BRUZ-REEL 制造商:AD 制造商全称:Analog Devices 功能描述:High Voltage, Quad-Channel 12-Bit Voltage Output DAC
AD5512A 制造商:AD 制造商全称:Analog Devices 功能描述:2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP
AD5512AACPZ 制造商:AD 制造商全称:Analog Devices 功能描述:2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP
AD5512AACPZ-REEL7 功能描述:IC DAC 12BIT 16LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:nanoDAC™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:3,000 系列:nanoDAC™ 设置时间:80µs 位数:18 数据接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 转换器数目:1 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:SOT-23-8 供应商设备封装:SOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电压,单极 采样率(每秒):- 产品目录页面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名称:AD5680BRJZ-2REEL7TR
AD5516 制造商:AD 制造商全称:Analog Devices 功能描述:16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode