- 您现在的位置：买卖IC网 > PDF目录8630 > AD5629RBCPZ-2-RL7 (Analog Devices Inc)IC DAC 12BIT I2C/SRL 16LFCSP-WQ PDF资料下载
参数资料
| 型号： | AD5629RBCPZ-2-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT I2C/SRL 16LFCSP-WQ |
| 标准包装： | 1,500 |
| 系列： | denseDAC |
| 设置时间： | 2.5µs |
| 位数： | 12 |
| 数据接口： | I²C，串行 |
| 转换器数目： | 8 |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-WQFN 裸露焊盘，CSP |
| 供应商设备封装： | 16-LFCSP-WQ（4x4） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | * |
| 采样率（每秒）： | 166k |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD5629R/AD5669R
Data Sheet
Rev. D | Page 22 of 32
OUTPUT AMPLIFIER
The output buffer amplifier can generate rail-to-rail voltages
on its output, which gives an output range of 0 V to VDD. The
amplifier is capable of driving a load of 2 kΩ in parallel with
1000 pF to GND. The source and sink capabilities of the output
amplifier can be seen in Figure 2
5 and Figure 26. The slew rate
is 1.5 V/μs with a to scale settling time of 10 μs.
SERIAL INTERFACE
interfaces (refer to The I2C-Bus Specification, Version 2.1,
January 2000, available from Philips Semiconductor). The
device under the control of a master device. See Figure 2 for a
timing diagram of a typical write sequence.
The AD5629R/AD5669R support standard (100 kHz) and fast
(400 kHz) modes. High speed operation is only available on
selected models. See the Ordering Guide for a full list of
models. Support is not provided for 10-bit addressing and
general call addressing.
The AD5629R/AD5669R each have a 7-bit slave address.
The parts have a slave address whose five MSBs are 10101,
and the two LSBs are set by the state of the A0 address pin,
which determines the state of the A0 and A1 address bits.
The facility to make hardwired changes to the A0 pin allows the
user to incorporate up to three of these devices on one bus, as
outlined in Table 7.
Table 7. ADDR Pin Settings
A0 Pin Connection
A1
A0
VDD
0
NC
1
0
GND
1
The 2-wire serial bus protocol operates as follows:
1.
The master initiates data transfer by establishing a start
condition when a high-to-low transition on the SDA line
occurs while SCL is high. The following byte is the address
byte, which consists of the 7-bit slave address. The slave
address corresponding to the transmitted address responds
by pulling SDA low during the ninth clock pulse (this is
termed the acknowledge bit). At this stage, all other devices
on the bus remain idle while the selected device waits for
data to be written to or read from its shift register.
2.
Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge
bit). The transitions on the SDA line must occur during
the low period of SCL and remain stable during the high
period of SCL.
3.
When all data bits have been read or written, a stop
condition is established. In write mode, the master pulls
the SDA line high during the 10th clock pulse to establish
a stop condition. In read mode, the master issues a no
acknowledge for the ninth clock pulse (that is, the SDA
line remains high). The master brings the SDA line low
before the 10th clock pulse and then high during the 10th
clock pulse to establish a stop condition.
WRITE OPERATION
When writing to the AD5629R/AD5669R, the user must begin
with a start command followed by an address byte (R/W = 0),
after which the DAC acknowledges that it is prepared to receive
data by pulling SDA low. The AD5629R/AD5669R require two
bytes of data for the DAC and a command byte that controls
various DAC functions. Three bytes of data must, therefore, be
written to the DAC, the command byte followed by the most
significant data byte and the least significant data byte, as shown in
Figure 51. After these data bytes are acknowledged by the
READ OPERATION
user begins with a start command followed by an address byte
(R/W = 1), after which the DAC acknowledges that it is prepared
to transmit data by pulling SDA low. Two bytes of data are then
read from the DAC, which are both acknowledged by the master as
shown in Figure 52. A stop condition follows.
FRAME 2
COMMAND BYTE
FRAME 1
SLAVE ADDRESS
19
9
1
SCL
START BY
MASTER
ACK. BY
AD5629R/AD5669R
ACK. BY
AD5629R/AD5669R
SDA
R/W
DB23
A0
A1
1
0
1
0
DB22 DB21
DB20
DB19 DB18
DB17
DB16
19
9
1
ACK. BY
AD5629R/AD5669R
ACK. BY
AD5629R/AD5669R
FRAME 4
LEAST SIGNIFICANT
DATA BYTE
FRAME 3
MOST SIGNIFICANT
DATA BYTE
STOP BY
MASTER
SCL
(CONTINUED)
SDA
(CONTINUED)
DB15 DB14
DB13 DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
08
81
9-
0
48
Figure 51. I2C Write Operation
相关PDF资料 |
PDF描述 |
|---|---|
| SY88149NDLMG TR | IC LIMITING AMP 1.25GBPS 16QFN |
| AD5629RBCPZ-1-RL7 | IC DAC 12BIT I2C/SRL 16LFCSP-WQ |
| AD5326ARU | IC DAC 12BIT QUAD W/BUFF 16TSSOP |
| LTC1654IGN#TRPBF | IC D/A CONV 14BIT R-R DUAL16SSOP |
| VE-2WD-IV-F4 | CONVERTER MOD DC/DC 85V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5629RBRUZ-2 | 功能描述:IC DAC 12BIT I2C/SRL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:denseDAC 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5629RBRUZ-2-RL7 | 功能描述:IC DAC 12BIT I2C/SRL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:denseDAC 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD562AD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-Bit Digital-to-Analog Converter |
| AD562AD/BCD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD562AD/BIN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。