参数资料
型号: AD5752AREZ
厂商: Analog Devices Inc
文件页数: 28/32页
文件大小: 0K
描述: IC DAC DUAL 16BIT SERIAL 24TSSOP
产品培训模块: Data Converter Fundamentals
DAC Architectures
设计资源: Software Configurable 16-Bit Dual-Channel Unipolar/Bipolar Voltage Output Using AD5752 (CN0092)
标准包装: 62
设置时间: 10µs
位数: 16
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字,双 ±
功率耗散(最大): 190mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-TSSOP(0.173",4.40mm)裸露焊盘
供应商设备封装: 24-TSSOP 裸露焊盘
包装: 管件
输出数目和类型: 2 电压,单极;2 电压,双极
采样率(每秒): *
产品目录页面: 784 (CN2011-ZH PDF)
AD5722/AD5732/AD5752
Rev. D | Page 5 of 32
AC PERFORMANCE CHARACTERISTICS
AVDD = 4.5 V1 to 16.5 V; AVSS = 4.5 V to 16.5 V, or AVSS = 0 V; GND = 0 V; REFIN = 2.5 V; DVCC = 2.7 V to 5.5 V; RLOAD = 2 kΩ;
CLOAD = 200 pF; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter2
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
10
12
μs
20 V step to ±0.03% FSR
7.5
8.5
μs
10 V step to ±0.03% FSR
5
μs
512 LSB step settling (16-bit resolution)
Slew Rate
3.5
V/μs
Digital-to-Analog Glitch Energy
13
nV-sec
Glitch Impulse Peak Amplitude
35
mV
Digital Crosstalk
10
nV-sec
DAC-to-DAC Crosstalk
10
nV-sec
Digital Feedthrough
0.6
nV-sec
Output Noise
0.1 Hz to 10 Hz Bandwidth
15
μV p-p
0x8000 DAC code
100 kHz Bandwidth
80
μV rms
Output Noise Spectral Density
320
nV/√Hz
Measured at 10 kHz, 0x8000 DAC code
1 For specified performance, the maximum headroom requirement is 0.9 V.
2 Guaranteed by design and characterization; not production tested.
TIMING CHARACTERISTICS
AVDD = 4.5 V to 16.5 V; AVSS = 4.5 V to 16.5 V, or AVSS = 0 V; GND = 0 V; REFIN = 2.5 V; DVCC = 2.7 V to 5.5 V; RLOAD = 2 kΩ; CLOAD =
200 pF; all specifications tMIN to tMAX, unless otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at tMIN, tMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
SCLK falling edge to SYNC rising edge
t6
100
ns min
Minimum SYNC high time (write mode)
t7
7
ns min
Data setup time
t8
2
ns min
Data hold time
t9
20
ns min
LDAC falling edge to SYNC falling edge
t10
130
ns min
SYNC rising edge to LDAC falling edge
t11
20
ns min
LDAC pulse width low
t12
10
μs max
DAC output settling time
t13
20
ns min
CLR pulse width low
t14
2.5
μs max
CLR pulse activation time
ns min
SYNC rising edge to SCLK falling edge
40
ns max
SCLK rising edge to SDO valid (CL SDO5 = 15 pF)
t17
200
ns min
Minimum SYNC high time (readback/daisy-chain mode)
1 Guaranteed by characterization; not production tested.
2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3 See Figure 2, Figure 3, and Figure 4.
4 Daisy-chain and readback mode.
5 CL SDO = capacitive load on SDO output.
相关PDF资料
PDF描述
AD5752RBREZ-REEL7 IC DAC DUAL 16BIT SERIAL 24TSSOP
AD5754BREZ-REEL7 IC DAC 16BIT DSP/SRL 24TSSOP
AD5755-1ACPZ IC DAC 16BIT SERIAL 64LFCSP
AD5755BCPZ-REEL7 IC DAC 16BIT QUAD 64-LFCSP
AD5760BCPZ IC DAC VOLT OUT 16BIT 24LFCSP
相关代理商/技术参数
参数描述
AD5752AREZ-REEL7 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散(最大):55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流,单极;1 电流,双极 采样率(每秒):*
AD5752BREZ 制造商:AD 制造商全称:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752BREZ-REEL7 制造商:AD 制造商全称:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752R 制造商:AD 制造商全称:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752RBREZ 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)