- 您现在的位置：买卖IC网 > PDF目录8582 > AD5765BSUZ-REEL7 (Analog Devices Inc)IC DAC 16BIT 5V QUAD 32-TQFP PDF资料下载
参数资料
| 型号： | AD5765BSUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 5V QUAD 32-TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | AD5763/65 Metal Layer Edit Change 08/Sept/2009 |
| 设计资源： | High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5765 (CN0073) |
| 标准包装： | 500 |
| 设置时间： | 8µs |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 4 |
| 电压电源： | 双 ± |
| 功率耗散（最大）： | 76mW |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电压，双极 |
| 采样率（每秒）： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD5765
Data Sheet
Rev. C | Page 18 of 28
68HC111
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
1ADDITIONAL PINS OMITTED FOR CLARITY.
AD57651
07249-
061
Figure 26. Daisy-Chaining the AD5765
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines. The first falling edge of SYNC
starts the write cycle. The SCLK is continuously applied to the
input shift register when SYNC is low. If more than 24 clock
pulses are applied, the data ripples out of the shift register and
appears on the SDO line. This data is clocked out on the rising
edge of SCLK and is valid on the falling edge. By connecting the
SDO of the first device to the SDIN input of the next device in
the chain, a multidevice interface is constructed. Each device in
the system requires 24 clock pulses. Therefore, the total number
of clock cycles must equal 24 N, where N is the total number of
AD5765 devices in the chain. When the serial transfer to all
devices is complete, SYNC is taken high. This latches the input
data in each device in the daisy chain and prevents additional
data from being clocked into the input shift register. The serial
clock can be a continuous or a gated clock.
A continuous SCLK source can be used only if SYNC is held
low for the correct number of clock cycles. In gated clock mode,
a burst clock containing the exact number of clock cycles must
be used, and SYNC must be taken high after the final clock to
latch the data.
Readback Operation
Before a readback operation is initiated, the SDO pin must be
enabled by writing to the function register and clearing the
SDO disable bit; this bit is cleared by default. Readback mode is
invoked by setting the R/W bit to 1 in the serial input register
write. With R/W = 1, Bit A2 to Bit A0, in association with Bit
REG2, Bit REG1, and Bit REG0, select the register to be read.
The remaining data bits in the write sequence are don’t care.
During the next SPI write, the data appearing on the SDO
output is the data from the previously addressed register. For a
read of a single register, the NOP command can be used in
clocking out the data from the selected register on SDO. The
readback diagram in Figure 4 shows the readback sequence. For
example, to read back the fine gain register of Channel A on the
AD5765, implement the following sequence:
1. Write 0xA0XXXX to the AD5765 input register. This
configures the AD5765 for read mode with the fine gain
register of Channel A selected. Note that all the data bits,
DB15 to DB0, are don’t cares.
2. Follow this with a second write, an NOP condition,
0x00XXXX. During this write, the data from the fine gain
register is clocked out on the SDO line; that is, data clocked
out contains the data from the fine gain register in Bit DB5
to Bit DB0.
SIMULTANEOUS UPDATING VIA LDAC
Depending on the status of both SYNC and LDAC, and after
data has been transferred into the input register of the DACs,
there are two ways in which the DAC registers and DAC
outputs can be updated: individually and simultaneously
Individual DAC Updating
In this mode, LDAC is held low while data is clocked into the
input shift register. The addressed DAC output is updated on
the rising edge of SYNC.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is clocked into the
input shift register. All DAC outputs are updated by taking
LDAC low any time after SYNC has been taken high. The
update now occurs on the falling edge of LDAC.
VOUTx
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
I/V AMPLIFIER
LDAC
SDO
SDIN
16-BIT
DAC
VREFIN
SYNC
INPUT
REGISTER
SCLK
07249-
062
Figure 27. Simplified Serial Interface of Input Loading Circuitry
for One DAC Channel
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B61-MU | CONVERTER MOD DC/DC 12V 200W |
| LTC2754BCUKG-16#TRPBF | IC DAC 16BIT QUAD IOUT 52-QFN |
| VI-B4X-MU | CONVERTER MOD DC/DC 5.2V 200W |
| VI-21V-IV-F1 | CONVERTER MOD DC/DC 5.8V 150W |
| VI-B40-MU | CONVERTER MOD DC/DC 5V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5765CSUZ | 功能描述:IC DAC 16BIT QUAD 5V 1LSB 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5765CSUZ-REEL7 | 功能描述:IC DAC 16BIT 5V QUAD 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5766BCBZ-RL7 | 功能描述:16 CHANNEL 16 BIT BIPOLAR DAC 制造商:analog devices inc. 系列:- 零件状态:在售 位数:16 数模转换器数:16 建立时间:12μs 输出类型:Voltage - Unbuffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:2.97 V ~ 16 V 电压 - 电源，数字:- INL/DNL（LSB）:±16，±1 架构:电阻串 DAC 工作温度:-40°C ~ 105°C 封装/外壳:49-UFBGA，WLCSP 供应商器件封装:49-WLCSP 标准包装:1 |
| AD5767BCBZ-RL7 | 功能描述:16 CHANNEL 12 BIT BIPOLAR DAC 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 位数:12 数模转换器数:16 建立时间:12μs 输出类型:Voltage - Unbuffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:2.97 V ~ 16 V 电压 - 电源，数字:- INL/DNL（LSB）:±1，±1 架构:电阻串 DAC 工作温度:-40°C ~ 105°C 封装/外壳:49-UFBGA，WLCSP 供应商器件封装:49-WLCSP 标准包装:1 |
| AD5767BCPZ-RL7 | 功能描述:16 CHANNEL 12 BIT BIPOLAR DAC 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 位数:12 数模转换器数:16 建立时间:12μs 输出类型:Voltage - Unbuffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:2.97 V ~ 16 V 电压 - 电源，数字:- INL/DNL（LSB）:±1，±1 架构:电阻串 DAC 工作温度:-40°C ~ 105°C 封装/外壳:40-WFQFN 裸露焊盘，CSP 供应商器件封装:40-LFCSP（6x6） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。