参数资料
| 型号： | AD585JP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/6页 |
| 文件大小： | 0K |
| 描述： | IC AMP SAMPLE HOLD 50MA 20PLCC |
| 标准包装： | 1 |
| 放大器类型： | 采样和保持 |
| 电路数： | 1 |
| 转换速率： | 10 V/µs |
| -3db带宽： | 2MHz |
| 电流 - 输入偏压： | 2nA |
| 电压 - 输入偏移： | 5000µV |
| 电流 - 电源： | 10mA |
| 电流 - 输出 / 通道： | 50mA |
| 电压 - 电源，单路/双路(±)： | ±5 V ~ 18 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-LCC（J 形引线） |
| 供应商设备封装： | 20-PLCC（9x9） |
| 包装： | 管件 |
AD585
REV. A
–4–
SAMPLED DATA SYSTEMS
In sampled data systems there are a number of limiting factors
in digitizing high frequency signals accurately. Figure 9 shows
pictorially the sample-and-hold errors that are the limiting fac-
tors. In the following discussions of error sources the errors will
be divided into the following groups: 1. Sample-to-Hold Transi-
tion, 2. Hold Mode and 3. Hold-to-Sample Transition.
Figure 9. Pictorial Showing Various S/H Characteristics
SAMPLE-TO-HOLD TRANSITION
The aperture delay time is the time required for the sample-and-
hold amplifier to switch from sample to hold. Since this is effec-
tively a constant then it may be tuned out. If however, the
aperture delay time is not accounted for then errors of the mag-
nitude as shown in Figure 10 will result.
Figure 10. Aperture Delay Error vs. Frequency
To eliminate the aperture delay as an error source the sample-
to-hold command may be advanced with respect to the input
signal .
Once the aperture delay time has been eliminated as an error
source then the aperture jitter which is the variation in aperture
delay time from sample-to-sample remains. The aperture jitter is
a true error source and must be considered. The aperture jitter
is a result of noise within the switching network which modu-
lates the phase of the hold command and is manifested in the
variations in the value of the analog input that has been held.
The aperture error which results from this jitter is directly re-
lated to the dV/dT of the analog input.
The error due to aperture jitter is easily calculated as shown be-
low. The error calculation takes into account the desired accu-
racy corresponding to the resolution of the N-bit A/D converter.
f MAX =
2
–( N
+1)
π ( Aperture Jitter)
For an application with a 10-bit A/D converter with a 10 V full
scale to a 1/2 LSB error maximum.
f MAX =
2
–(10
+1)
π (0.5 × 10
–9
)
f MAX = 310.8 kHz.
For an application with a 12-bit A/D converter with a 10 V full
scale to a 1/2 LSB error maximum:
f MAX =
2
–(12
+1)
π (0.5 × 10
–9
)
f MAX = 77.7 kHz.
Figure 11 shows the entire range of errors induced by aperture
jitter with respect to the input signal frequency.
Figure 11. Aperture Jitter Error vs. Frequency
Sample-to-hold offset is caused by the transfer of charge to the
holding capacitor via the gate capacitance of the switch when
switching into hold. Since the gate capacitance couples the
switch control voltage applied to the gate on to the hold capaci-
tor, the resulting sample-to-hold offset is a function of the logic
level .
The logic inputs were designed for application flexibility and,
therefore, a wide range of logic thresholds. This was achieved by
using a differential input stage for HOLD and HOLD. Figure 1
shows the change in the sample-to-hold offset voltage based
upon an independently programmed reference voltage. Since
the input stage is a differential configuration, the offset voltage
is a function of the control voltage range around the pro-
grammed threshold voltage.
The sample-to-hold offset can be reduced by adding capacitance
to the internal 100 pF capacitor and by using HOLD instead of
HOLD. This may be easily accomplished by adding an external
capacitor between Pins 7 and 8. The sample-to-hold offset is
then governed by the relationship:
S/H Offset (V )
=
Charge pC
()
CH Total ( pF )
相关PDF资料 |
PDF描述 |
|---|---|
| 3408-6602 | CONN HEADER 16POS STR LONG LATCH |
| 3408-6502 | CONN HEADER 16PS STR SHORT LATCH |
| 3314-5503 | CONN HEADER 14PS R/A SHORT LATCH |
| AD600JRZ | IC AMP VGA DUAL LN 50MA 16SOIC |
| 68488-436HLF | BERGSTIK II SR RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD585JP-REEL | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| AD585JP-REEL7 | 制造商:Analog Devices 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel |
| AD585JPZ | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源，单路/双路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT |
| AD585JPZ-REEL7 | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| AD585S | 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed, Precision Sample-and-Hold Amplifier |
发布紧急采购，3分钟左右您将得到回复。