参数资料
| 型号： | AD585JP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/6页 |
| 文件大小： | 0K |
| 描述： | IC AMP SAMPLE HOLD 50MA 20PLCC |
| 标准包装： | 1 |
| 放大器类型： | 采样和保持 |
| 电路数： | 1 |
| 转换速率： | 10 V/µs |
| -3db带宽： | 2MHz |
| 电流 - 输入偏压： | 2nA |
| 电压 - 输入偏移： | 5000µV |
| 电流 - 电源： | 10mA |
| 电流 - 输出 / 通道： | 50mA |
| 电压 - 电源，单路/双路(±)： | ±5 V ~ 18 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-LCC（J 形引线） |
| 供应商设备封装： | 20-PLCC（9x9） |
| 包装： | 管件 |
AD585
REV. A
–5–
For the AD585 in particular it becomes:
S/H Offset (V )
=
0.3 pC
100 pF
+ C
EXT
()
The addition of an external hold capacitor also affects the acqui-
sition time of the AD585. The change in acquisition time with
respect to the CEXT is shown graphically in Figure 2.
HOLD MODE
In the hold mode there are two important specifications that
must be considered; feedthrough and the droop rate. Feedthrough
errors appear as an attenuated version of the input at the output
while in the hold mode. Hold-Mode feedthrough varies with fre-
quency, increasing at higher frequencies. Feedthrough is an im-
portant specification when a sample and hold follows an analog
multiplexer that switches among many different channels.
Hold-mode droop rate is the change in output voltage per unit
of time while in the hold mode. Hold-mode droop originates as
leakage from the hold capacitor, of which the major leakage
current contributors are switch leakage current and bias current.
The rate of voltage change on the capacitor dV/dT is the ratio of
the total leakage current IL to the hold capacitance CH.
Droop Rate
=
dVOUT
dT
(Volts/Sec)
=
IL ( pA)
CH ( pF )
For the AD585 in particular;
Droop Rate
=
100 pA
100 pF
+ (C
EXT )
Additionally the leakage current doubles for every 10
°C increase
in temperature above 25
°C; therefore, the hold-mode droop rate
characteristic will also double in the same fashion. The hold-mode
droop rate can be traded-off with acquisition time to provide the
best combination of droop error and acquisition time. The tradeoff
is easily accomplished by varying the value of CEXT.
Since a sample and hold is used typically in combination with
an A/D converter, then the total droop in the output voltage has
to be less than 1/2 LSB during the period of a conversion. The
maximum allowable signal change on the input of an A/D
converter is:
V max =
Full -Scale Voltage
2
N
+1
()
Once the maximum
V is determined then the conversion time
of the A/D converter (TCONV) is required to calculate the maxi-
mum allowable dV/dT.
dV
dt
max
=
V max
TCONV
The maximum
dV max
dT
as shown by the previous equation is
the limit not only at 25
°C but at the maximum expected operat-
ing temperature range. Therefore, over the operating temperature
range the following criteria must be met (TOPERATION –25°C)
=
T.
dV 25
°C
dT
× 2
T °C
()
10
°C
≤ dV max
dT
HOLD-TO-SAMPLE TRANSITION
The Nyquist theorem states that a band-limited signal which is
sampled at a rate at least twice the maximum signal frequency
can be reconstructed without loss of information. This means
that a sampled data system must sample, convert and acquire
the next point at a rate at least twice the signal frequency. Thus
the maximum input frequency is equal to
f MAX =
1
2 T ACQ + TCONV + TAP
()
Where TACQ is the acquisition time of the sample-to-hold
amplifier, TAP is the maximum aperture time (small enough to
be ignored) and TCONV is the conversion time of the A/D
converter.
DATA ACQUISITION SYSTEMS
The fast acquisition time of the AD585 when used with a high
speed A/D converter allows accurate digitization of high fre-
quency signals and high throughput rates in multichannel data
acquisition systems. The AD585 can be used with a number of
different A/D converters to achieve high throughput rates. Fig-
ures 12 and 13 show the use of an AD585 with the AD578 and
AD574A.
Figure 12. A/D Conversion System, 117.6 kHz Throughput
58.8 kHz max Signal Input
Figure 13. 12-Bit A/D Conversion System, 26.3 kHz
Throughput Rate, 13.1 kHz max Signal Input
相关PDF资料 |
PDF描述 |
|---|---|
| 3408-6602 | CONN HEADER 16POS STR LONG LATCH |
| 3408-6502 | CONN HEADER 16PS STR SHORT LATCH |
| 3314-5503 | CONN HEADER 14PS R/A SHORT LATCH |
| AD600JRZ | IC AMP VGA DUAL LN 50MA 16SOIC |
| 68488-436HLF | BERGSTIK II SR RIGHT ANGLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD585JP-REEL | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| AD585JP-REEL7 | 制造商:Analog Devices 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:IC, MONO HI SPD SHA IC - Tape and Reel |
| AD585JPZ | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源，单路/双路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT |
| AD585JPZ-REEL7 | 功能描述:IC AMP SAMPLE HOLD 50MA 20PLCC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| AD585S | 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed, Precision Sample-and-Hold Amplifier |
发布紧急采购，3分钟左右您将得到回复。