- 您现在的位置：买卖IC网 > PDF目录11674 > AD598JRZ (Analog Devices Inc)IC LVDT SGNL COND OSC/REF 20SOIC PDF资料下载
参数资料
| 型号： | AD598JRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/16页 |
| 文件大小： | 0K |
| 描述： | IC LVDT SGNL COND OSC/REF 20SOIC |
| 标准包装： | 1 |
| 类型： | 信号调节器 |
| 输入类型： | 电压 |
| 输出类型： | 电压 |
| 接口： | LVDT |
| 电流 - 电源： | 15mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 管件 |
| 产品目录页面： | 791 (CN2011-ZH PDF) |
AD598
REV. A
–9–
Figure 15. Gain and Phase Characteristics vs. Frequency
(0 kHz–10 kHz)
1000
100
10
1
0.1
0.01
0.1
1
10
C2, C3, C4; C2 = C3 = C4 –
F
RIPPLE
–
mV
rms
2.5kHz, C
SHUNT = 0nF
2.5kHz, C
SHUNT = 1nF
2.5kHz, C
SHUNT =10nF
Figure 16. Output Voltage Ripple vs. Filter Capacitance
1000
100
10
1
0.1
0.001
0.01
0.1
110
C2, C3, C4; C2 = C3 = C4 –
F
RIPPLE
–
mV
rms
10kHz , C SHUNT = 0nF
10kHz , C SHUNT = 1nF
10kHz , C SHUNT = 10nF
Figure 17. Output Voltage Ripple vs. Filter Capacitance
Determining LVDT Sensitivity
LVDT sensitivity can be determined by measuring the LVDT
secondary voltages as a function of primary drive and core posi-
tion, and performing a simple computation.
Energize the LVDT at its recommended primary drive level,
VPRI (3 V rms for the E100). Set the core to midpoint where
VA = VB. Set the core displacement to its mechanical full-scale
position and measure secondary voltages VA and VB.
Sensitivity
=
VA(at Full Scale )– VB (at Full Scale )
VPRI × d
From Figure 18,
Sensitivity
=
1.71 – 0.99
3
× 100 mils =
2.4 mV/V/mil
d = –100 mils
d = 0
A
V
VB
1.71V rms
0.99V rms
100 mils
+
d =
VSEC WHEN VPRI = 3V rms
Figure 18. LVDT Secondary Voltage vs. Core Displacement
Thermal Shutdown and Loading Considerations
The AD598 is protected by a thermal overload circuit. If the die
temperature reaches 165
°C, the sine wave excitation amplitude
gradually reduces, thereby lowering the internal power dissipa-
tion and temperature.
Due to the ratiometric operation of the decoder circuit, only
small errors result from the reduction of the excitation ampli-
tude. Under these conditions the signal-processing section of
the AD598 continues to meet its output specifications.
The thermal load depends upon the voltage and current deliv-
ered to the load as well as the power supply potentials. An
LVDT Primary will present an inductive load to the sine wave
excitation. The phase angle between the excitation voltage and
current must also be considered, further complicating thermal
calculations.
相关PDF资料 |
PDF描述 |
|---|---|
| 221185-2 | CONN PLUG BNC 75 OHM DUAL CRIMP |
| AD698APZ | IC LVDT SIGNAL COND 28-PLCC |
| 221185-8 | CONN PLUG BNC 75 OHM DUAL CRIMP |
| AD693AD | IC SGNL COND 4-20MA TX 20-CDIP |
| AD9824KCPZ | IC CCD SIGNAL PROC 14BIT 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD598JRZ | 制造商:Analog Devices 功能描述:Signal Conditioner IC |
| AD598SD/883B | 制造商:Analog Devices 功能描述:LVDT Signal Conditioner 20-Pin SBCDIP 制造商:Analog Devices 功能描述:LVDT IC - Rail/Tube 制造商:Analog Devices 功能描述:MIL LVDT SIG COND 20-CDIP 制造商:Analog Devices 功能描述:IC SIGNAL CONDITIONER 制造商:Analog Devices Inc. 功能描述:Interface - Specialized IC LVDT Signal Conditioner |
| AD598SD/883B-MOOG | 制造商:Analog Devices 功能描述: |
| AD5T | 制造商:Opto 22 功能描述:I/O Module; 5 VDC @ 170 mA; 0 to degC; UL, CSA, CE Certified 制造商:Opto 22 功能描述:I/O MODULE 制造商:Opto 22 功能描述:I/O MODULE; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; No. of Analog Inputs:1; No. of Digital Outputs:1; No. of Outputs:1; Resolution:12 Bits; Signal Input Type:J Thermocouple ;RoHS Compliant: No 制造商:Opto 22 功能描述:Access Module Analog J Thermocouple Input Isolated Ad5T |
| AD6 | 功能描述:保险丝 6A 415V AC / 250V DC RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485 |
发布紧急采购，3分钟左右您将得到回复。