- 您现在的位置：买卖IC网 > PDF目录373890 > AD6600AST (ANALOG DEVICES INC) Dual Channel, Gain-Ranging ADC with RSSI PDF资料下载
参数资料
| 型号： | AD6600AST |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | Dual Channel, Gain-Ranging ADC with RSSI |
| 中文描述： | 2-CH 11-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44 |
| 封装： | PLASTIC, LQFP-44 |
| 文件页数： | 3/24页 |
| 文件大小： | 303K |
| 代理商： | AD6600AST |
REV. 0
–3–
AD6600
TIMING REQUIREMENTS AND SWITCHING SPECIFICATIONS
1
(AVCC = 5 V, DVCC = 3.3 V; ENC and
ENC
= 20 MSPS; T
MIN
= –40 C, T
MAX
= +85 C unless otherwise noted.)
Test
Level
AD6600AST
Typ
Parameter
Name
Temp
Min
Max
Unit
A/D CONVERTER
Conversion Rate
Maximum Conversion Rate
Minimum Conversion Rate
Aperture Uncertainty
ENCODE INPUTS (ENC,
ENC
)
2
Period
Pulsewidth High
3
Pulsewidth Low
4
2
×
CLOCK OUTPUT (CLK2
×
)
5
Output Frequency
Output Period
6
f
ENC
1/(t
ENC
)
MSPS
MSPS
MSPS
ps rms
Full
Full
25
°
C
II
IV
V
20
6
t
j
0.3
t
ENC
t
ENCH
t
ENCL
Full
Full
Full
II
IV
IV
50
20
20
ns
ns
ns
2
×
f
ENC
t
ENCL
t
ENCH
t
ENCH
/2
3
2.6
MSPS
ns
ns
ns
ns
ns
t
CLK2
×
_1
t
CLK2
×
_2
t
CLK2
×
L
Full
Full
Full
Full
Full
V
V
V
V
V
CLK2
×
Pulsewidth Low
6
Output Risetime
7
Output Falltime
7
OUTPUT RISE/FALL TIMES
8
Output Risetime (D10:D0, RSSI2:0)
Output Falltime (D10:D0, RSSI2:0)
Output Risetime (AB_OUT)
Output Falltime (AB_OUT)
Full
Full
Full
Full
V
V
V
V
8
8.4
6
6.2
ns
ns
ns
ns
NOTES
1
See AD6600 Timing Diagrams.
2
All switching specifications tested by driving ENC and
ENC
differentially.
3
Several timing specifications are a function of Encode high time, t
ENCH
; these specifications are shown in the data tables and timing diagrams. Encode duty cycle
should be kept as close to 50% as possible.
4
Encode pulse low directly affects the amount of settling time available at FLT resonant port. See External Analog (Resonant) Filter section for details.
5
The 2
×
Clock is generated internally, therefore some specifications are functions of encode period and duty cycle. All timing measurements to or from CLK2
×
are
referenced to 2.0 V crossing.
6
This specification IS a function of Encode period and duty cycle; reference timing diagrams Figure 8.
7
Output rise time is measured from 20% point to 80% point of total CLK2
×
voltage swing; output fall time is measured from 80% point to 20% point of total CLK2
×
voltage swing.
8
Output rise time is measured from 20% point to 80% point of total data voltage swing; output fall time is measured from 80% point to 20% point of total data voltage
swing. All outputs specified with 10 pF load.
Specifications subject to change without notice.
相关PDF资料 |
PDF描述 |
|---|---|
| AD6600PCB | Dual Channel, Gain-Ranging ADC with RSSI |
| AD6600ST | Dual Channel, Gain-Ranging ADC with RSSI |
| AD660AN | Monolithic 16-Bit Serial/Byte DACPORT |
| AD660AR | Monolithic 16-Bit Serial/Byte DACPORT |
| AD660BN | Monolithic 16-Bit Serial/Byte DACPORT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6600AST-REEL | 制造商:Analog Devices 功能描述:ADC Single 20Msps 11-bit Parallel 44-Pin LQFP T/R |
| AD6600ASTZ | 功能描述:IC ADC DUAL W/RSSI 44-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD6600ASTZ-REEL | 功能描述:IC ADC DUAL W/RSSI 44-LQFP T/R RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD6600PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD-6600S | 制造商:BOTHHAND 制造商全称:Bothhand USA, LP. 功能描述:ADSL TRANSFORMER |
发布紧急采购，3分钟左右您将得到回复。