参数资料
型号: AD6641BCPZRL7-500
厂商: Analog Devices Inc
文件页数: 26/28页
文件大小: 0K
描述: IC IF RCVR 11BIT 200MSPS 56LFCSP
标准包装: 750
应用: 无线通信系统
接口: CMOS,LVDS,并联, 串行,SPI
电源电压: 1.8 V ~ 2 V
封装/外壳: 56-VFQFN 裸露焊盘,CSP
供应商设备封装: 56-LFCSP-VQ(8x8)
包装: 带卷 (TR)
安装类型: 表面贴装
AD6641
Rev. 0 | Page 7 of 28
AD6641-500
Parameter1
Temp
Min
Typ
Max
Unit
LOGIC OUTPUTS
DDR LVDS Mode (PCLK±, PD[5:0]±, PDOR±)
Logic Compliance
Full
LVDS
VOD Differential Output Voltage
Full
247
454
mV
VOS Output Offset Voltage
Full
1.125
1.375
V
Parallel CMOS Mode (PCLK±, PD[11:0])
Logic Compliance
Full
CMOS
High Level Output Voltage
Full
DRVDD 0.05
V
Low Level Output Voltage
Full
DRGND + 0.05
V
Output Coding
Twos complement, Gray code, or offset binary (default)
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were
completed.
2 5 pF loading.
SWITCHING SPECIFICATIONS
AVDD = 1.9 V, DRVDD = 1.9 V, TMIN = 40°C, TMAX = +85°C, fIN = 1.0 dBFS, full scale = 1.5 V, unless otherwise noted.
Table 4.
AD6641-500
Parameter1
Temp
Min
Typ
Max
Unit
OUTPUT DATA RATE
Maximum Output Data Rate (Decimate by 8 at 500 MSPS Sample Rate, Parallel CMOS
or DDR LVDS Mode Interface)
Full
62.5
MHz
Maximum Output Data Rate (Decimate by 8 at 500 MSPS Sample Rate, SPORT Mode)
Full
62.5
MHz
PULSE WIDTH/PERIOD (CLK±)
CLK± Pulse Width High (tCH)
Full
1
ns
CLK± Pulse Width Low (tCL)
Full
1
ns
Rise Time (tR) (20% to 80%)
25°C
0.2
ns
Fall Time (tF) (20% to 80%)
25°C
0.2
ns
PULSE WIDTH/PERIOD (PCLK±, DDR LVDS MODE)
PCLK± Pulse Width High (tPCLK_CH)
Full
8
ns
PCLK± Period (tPCLK)
Full
16
ns
Propagation Delay (tCPD, CLK± to PCLK±)
Full
±0.1
ns
Rise Time (tR) (20% to 80%)
25°C
0.2
ns
Fall Time (tF) (20% to 80%)
25°C
0.2
ns
Data to PCLK Skew (tSKEW)
Full
0.2
ns
SERIAL PORT OUTPUT TIMING2
SP_SDFS Propagation Delay (tDSDFS)
Full
3
ns
SP_SDO Propagation Delay (tDSDO)
Full
3
ns
SERIAL PORT INPUT TIMING
SP_SDFS Setup Time (tSSF)
Full
2
ns
SP_SDFS Hold Time (tHSF)
Full
2
ns
FILL± INPUT TIMING
FILL± Setup Time (tSfill)
Full
0.5
ns
FILL± Hold Time (tHfill)
Full
0.7
ns
APERTURE DELAY (tA)
25°C
0.85
ns
APERTURE UNCERTAINTY (JITTER, tJ)
25°C
80
fs rms
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were
completed.
2 5 pF loading.
相关PDF资料
PDF描述
AD664BJ IC DAC 12BIT QUAD MONO 44-JLCC
AD667BD IC DAC 12BIT W/BUFF LTCH 28-CDIP
AD669BN IC DAC 16BIT MONO VREF 28-DIP
AD693AE IC SGNL COND 4-20MA TX 20-CLCC
AD694BQ IC TRANSMITTER 4-20MA 16-CDIP
相关代理商/技术参数
参数描述
AD6642 制造商:AD 制造商全称:Analog Devices 功能描述:Dual IF Receiver
AD6642BBCZ 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 类别:RF/IF 和 RFID >> RF 其它 IC 和模块 系列:- 标准包装:100 系列:*
AD6642BBCZRL 功能描述:IC IF RCVR 11BIT 200MSPS 144BGA RoHS:是 类别:RF/IF 和 RFID >> RF 其它 IC 和模块 系列:- 标准包装:100 系列:*
AD6642EBZ 功能描述:BOARD EVALUATION FOR AD6642 RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
AD6643 制造商:AD 制造商全称:Analog Devices 功能描述:Dual IF Receiver 1.8 V supply voltages Internal ADC voltage reference