- 您现在的位置：买卖IC网 > PDF目录10745 > AD7195BCPZ-RL (Analog Devices Inc)IC AFE 24BIT 4.8K 32LFSP PDF资料下载
参数资料
| 型号： | AD7195BCPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/45页 |
| 文件大小： | 0K |
| 描述： | IC AFE 24BIT 4.8K 32LFSP |
| 设计资源： | Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155) |
| 标准包装： | 5,000 |
| 位数： | 24 |
| 通道数： | 4 |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 2.7 V ~ 5.25 V |
| 封装/外壳： | 32-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-WQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
AD7195
Rev. 0 | Page 19 of 44
STATUS REGISTER
(RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80)
The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register,
select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 21 outlines the bit designations for the status
register. SR0 through SR7 indicate the bit locations, SR denoting that the bits are in the status register. SR7 denotes the first bit of the data
stream. The number in parentheses indicates the power-on/reset default status of that bit.
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
RDY(1)
ERR(0)
NOREF(0)
PARITY(0)
0
CHD2(0)
CHD1(0)
CHD0(0)
Table 21. Status Register Bit Designations
Bit Location
Bit Name
Description
SR7
RDY
Ready bit for the ADC. This bit is cleared when data is written to the ADC data register. The RDY bit is set
automatically after the ADC data register is read, or a period of time before the data register is updated,
with a new conversion result to indicate to the user that the conversion data should not be read. It is also
set when the part is placed in power-down mode or idle mode or when SYNC is taken low. The end of a
conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to the status
register for monitoring the ADC for conversion data.
SR6
ERR
ADC error bit. This bit is written to at the same time as the RDY bit. This bit is set to indicate that the result
written to the ADC data register is clamped to all 0s or all 1s. Error sources include overrange or under-
range, or the absence of a reference voltage. This bit is cleared when the result written to the data register
is within the allowed analog input range again.
SR5
NOREF
No external reference bit. This bit is set to indicate that the reference is at a voltage that is below a specified
threshold. When set, conversion results are clamped to all 1s. This bit is cleared to indicate that a valid
reference is applied to the selected reference pins. The NOREF bit is enabled by setting the REFDET bit in
the configuration register to 1.
SR4
PARITY
Parity check of the data register. If the ENPAR bit in the mode register is set, the PARITY bit is set if there is
an odd number of 1s in the data register. It is cleared if there is an even number of 1s in the data register.
The DAT_STA bit in the mode register should be set when the parity check is used. When the DAT_STA bit is
set, the contents of the status register are transmitted along with the data for each data register read.
SR3
0
This bit is set to 0.
SR2 to SR0
CHD2 to
CHD0
These bits indicate which channel corresponds to the data register contents. They do not indicate which
channel is presently being converted but indicate which channel was selected when the conversion
contained in the data register was generated.
MODE REGISTER
(RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x080060)
The mode register is a 24-bit register from which data can be read or to which data can be written. This register is used to select the
operating mode, the output data rate, and the clock source. Table 22 outlines the bit designations for the mode register. MR0 through
MR23 indicate the bit locations, MR denoting that the bits are in the mode register. MR23 denotes the first bit of the data stream. The
number in parentheses indicates the power-on/reset default status of that bit. Any write to the mode register resets the modulator and
filter and sets the RDY bit.
MR23
MR22
MR21
MR20
MR19
MR18
MR17
MR16
MD2(0)
MD1(0)
MD0(0)
DAT_STA(0)
CLK1(1)
CLK0(0)
0
MR15
MR14
MR13
MR12
MR11
MR10
MR9
MR8
SINC3(0)
0
ENPAR(0)
0
SINGLE(0)
REJ60(0)
FS9(0)
FS8(0)
MR7
MR6
MR5
MR4
MR3
MR2
MR1
MR0
FS7(0)
FS6(1)
FS5(1)
FS4(0)
FS3(0)
FS2(0)
FS1(0)
FS0(0)
相关PDF资料 |
PDF描述 |
|---|---|
| MAX989EUA+ | IC COMPARATOR R-R 8-UMAX |
| VE-JN3-MY-F3 | CONVERTER MOD DC/DC 24V 50W |
| VE-JN3-MY-F2 | CONVERTER MOD DC/DC 24V 50W |
| MAX989ESA+ | IC COMPARATOR R-R 8-SOIC |
| XRD9818ACG-F | IC 16B CCD/CIS SIG PROC 28TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7195BCPZ-RL7 | 功能描述:IC AFE 24BIT 4.8K 32LFSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD71L | 制造商:Johnson Components 功能描述:ADAPT - Bulk |
| AD72 | 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT |
| AD720 | 制造商:AD 制造商全称:Analog Devices 功能描述:RGB to NTSC/PAL Encoders |
| AD720-00E | 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包装:管件 零件状态:有效 功能:全极开关 技术:霍尔效应 极化:任意一种 感应范围:±3.4mT 跳闸，±1.4mT 释放 测试条件:-40°C ~ 125°C 电压 - 电源:4.5 V ~ 30 V 电流 - 电源（最大值）:4.5mA 电流 - 输出（最大值）:20mA 输出类型:开路集电极 特性:- 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商器件封装:8-MSOP 标准包装:1,000 |
发布紧急采购，3分钟左右您将得到回复。