- 您现在的位置：买卖IC网 > PDF目录373895 > AD7243SQ2 (Analog Devices, Inc.) LC2MOS 12-Bit Serial DACPORT PDF资料下载
参数资料
| 型号： | AD7243SQ2 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | LC2MOS 12-Bit Serial DACPORT |
| 中文描述： | LC2MOS 12位串行DACPORT |
| 文件页数： | 6/12页 |
| 文件大小： | 171K |
| 代理商： | AD7243SQ2 |
AD7243
–6–
REV. A
0 V, to allow full sink capability of 2.5 mA over the entire
output range and to eliminate the effects of negative offsets on
the transfer characteristic (outlined previously). A plot of the
output sink capability of the amplifier is shown in Figure 5.
3
2
1
0
0
2
4
6
8
10
OUTPUT VOLTAGE
–
Volts
V =
–
15V
V = 0V
I
–
S
Figure 5. Amplifier Sink Current
DIGITAL INTERFACE
The AD7243 contains an input serial to parallel shift register
and a DAC latch. A simplified diagram of the input loading
DAC LATCH (12 BITS)
INPUT SHIFT REGISTER (16 BITS)
GATING
SIGNAL
GATED
SCLK
SDO
RESET
EN
÷
16
COUNTER/
DECODER
AUTO
–
UPDATE
CIRCUITRY
DCEN
SYNC
SCLK
SDIN
LDAC
CLR
Figure 6. Simplified Loading Structure
SCLK
DB11
MSB
DB14
*
DB13
*
DB12
*
DB0
LSB
*
= DON'T CARE
t
1
t
2
t
3
t
4
t
5
SDIN
SYNC
LDAC
CLR
DB15
*
t
6
t
7
t
8
t
9
Figure 7. Timing Diagram (Standalone Mode)
circuitry is shown in Figure 6. Serial data on the SDIN input is
loaded to the input register under control of DCEN,
SYNC
and
SCLK. When a complete word is held in the shift register, it
may then be loaded into the DAC latch under control of
LDAC
. Only the data in the DAC latch determines the analog
output on the AD7243.
The DCEN (daisy-chain enable) input is used to select either a
standalone mode or a daisy-chain mode. The loading format is
slightly different depending on which mode is selected.
Serial Data Loading Format (Standalone Mode)
With DCEN at Logic 0 the standalone mode is selected. In this
mode a low
SYNC
input provides the frame synchronization
signal which tells the AD7243 that valid serial data on the SDIN
input will be available for the next 16 falling edges of SCLK. An
internal counter/decoder circuit provides a low gating signal so
that only 16 data bits are clocked into the input shift register.
After 16 SCLK pulses the internal gating signal goes inactive
(high) thus locking out any further clock pulses. Therefore, ei-
ther a continuous clock or a burst clock source may be used to
clock in the data.
The
SYNC
input should be taken high after the complete 16-bit
word is loaded in.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7247A | LC2MOS Dual 12-Bit DACPORTs |
| AD7237A | LC2MOS Dual 12-Bit DACPORTs |
| AD7237AAN | CAPACITOR, 10UF, 50V ELECTROLYTIC, RADIAL |
| AD7237AAR | LC2MOS Dual 12-Bit DACPORTs |
| AD7237ABN | 10K 10-TURN WW 1/4 DIA SHAFT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7243SQ883B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:STANDARD MICROCIRCUIT DRAWING |
| AD7244 | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs |
| AD7244AQ | 功能描述:IC DAC 14BIT SRL W/REF 24-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD7244JN | 功能描述:IC DAC 14BIT SRL W/REF 24-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| AD7244JNZ | 功能描述:IC DAC 14BIT SERIAL W/REF 24DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
发布紧急采购，3分钟左右您将得到回复。