- 您现在的位置：买卖IC网 > PDF目录373895 > AD7247AAR (ANALOG DEVICES INC) 0.1UF 50V 10% 0805 X7R CERAMIC CAPACITOR PDF资料下载
参数资料
| 型号： | AD7247AAR |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | DAC |
| 英文描述： | 0.1UF 50V 10% 0805 X7R CERAMIC CAPACITOR |
| 中文描述： | DUAL, PARALLEL, WORD INPUT LOADING, 5 us SETTLING TIME, 12-BIT DAC, PDSO24 |
| 封装： | SOIC-24 |
| 文件页数： | 9/12页 |
| 文件大小： | 392K |
| 代理商： | AD7247AAR |
AD7237A/AD7247A
REV. 0
–9–
Figure 6. AD7237A Input Control Logic
Table II. AD7237A Truth Table
CS WR
A1 A0
LDAC
Function
1
X
0
0
0
0
1
X
1
0
0
0
0
1
X X 1
X X 1
0
0
0
1
1
0
1
1
X X 0
No Data Transfer
No Data Transfer
DAC A LS Input Latch Transparent
DAC A MS Input Latch Transparent
DAC B LS Input Latch Transparent
DAC B MS Input Latch Transparent
DAC A and DAC B DAC Latches
Updated Simultaneously from the
Respective Input Latches
1
1
1
1
X = Don’t Care.
However, care must be taken while exercising
LDAC
during a
write cycle. If an
LDAC
operation overlaps a
CS
and
WR
op-
eration, there is a possibility of invalid data being latched to the
output. To avoid this,
LDAC
must remain low after
CS
or
WR
return high for a period equal to or greater than t
8
, the mini-
mum
LDAC
pulse width.
Figure 7. AD7237A Write Cycle Timing Diagram
Table I. AD7247A Truth Table
CSA
CSB
WR
Function
X
1
0
1
0
X
1
1
0
0
1
X
0
0
0
No Data Transfer
No Data Transfer
DAC A Latch Transparent
DAC B Latch Transparent
Both DAC Latches Transparent
X = Don’t Care
INTERFACE LOGIC INFORMATION—AD7237A
The input loading structure on the AD7237A is configured for
interfacing to microprocessors with an 8-bit-wide data bus. The
part contains two 12-bit latches per DAC—an input latch and a
DAC latch. Each input latch is further subdivided into a least
significant 8-bit latch and a most significant 4-bit latch. Only
the data held in the DAC latches determines the outputs from
the part. The input control logic for the AD7237A is shown in
Figure 6, while the write cycle timing diagram is shown in
Figure 7.
CS
,
WR
, A0 and A1 control the loading of data to the input
latches. The eight data inputs accept right-justified data. Data
can be loaded to the input latches in any sequence. Provided
that
LDAC
is held high, there is no analog output change as a
result of loading data to the input latches. Address lines A0 and
A1 determine which latch data is loaded to when
CS
and
WR
are low. The selection of the input latches is shown in the truth
table for AD7237A operation in Table II.
The
LDAC
input controls the transfer of 12-bit data from the
input latches to the DAC latches. Both DAC latches, and hence
both analog outputs, are updated at the same time. The
LDAC
signal is level triggered, and data is latched into the DAC latch
on the rising edge of
LDAC
. The
LDAC
input is asynchronous
and independent of
WR
. This is useful in many applications
especially in the simultaneous updating of multiple AD7237As.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7247ABN | LC2MOS Dual 12-Bit DACPORTs |
| AD7247ABR | LC2MOS Dual 12-Bit DACPORTs |
| AD7247ATQ | LC2MOS Dual 12-Bit DACPORTs |
| AD7248A | DIODE SW DUAL BAV99 70V@ 215MA SOT-23 |
| AD7245A | LC2MOS 12-Bit DACPORTs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7247AAR-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:DAC 2CH R-2R 12-BIT 24SOIC W - Tape and Reel |
| AD7247AAR-REEL7 | 功能描述:IC DAC 12BIT W/AMP W/BUFF 24SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD7247AARZ | 功能描述:IC DAC 12BIT W/AMP W/BUFF 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7247AARZ-REEL | 功能描述:IC DAC 12BIT W/AMP W/BUFF 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD7247AARZ-REEL7 | 功能描述:IC DAC 12BIT W/AMP W/BUFF 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:DACPORT® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。