参数资料
型号: AD7262BSTZ
厂商: Analog Devices Inc
文件页数: 2/33页
文件大小: 0K
描述: IC ADC 2CH 12BIT PGA/COM 48LQFP
标准包装: 1
位数: 12
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 2
功率耗散(最大): 120mW
电压电源: 单电源
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 管件
输入数目和类型: 2 个差分,单极
AD7262
Rev. 0 | Page 9 of 32
Pin No.
Mnemonic
Description
23
PD0/DIN
Logic Input/Data Input. Places the AD7262/AD7262-5 in selected shutdown mode in conjunction
with the PD2 and PD1 pins (see Table 7). If all gain selection pins, G0 to G3, are tied low, this pin acts
as the data input pin, and all programming is via the control register (see Table 8). Data to be written
to the AD7262/AD7262-5 control register is provided on this input and is clocked into the register
on the falling edge of SCLK.
35
CS
Chip Select. Active low logic input. This input initiates conversions on the AD7262/AD7262-5.
48, 47, 46, 45
CA+, CA,
CB+, CB
Comparator Inputs. These pins are the inverting and noninverting analog inputs for Comparator A
and Comparator B. These two comparators have very low power consumption.
13, 14, 15, 16
CC+, CC,
CD+, CD
Comparator Inputs. These pins are the inverting and noninverting analog inputs for Comparator C
and Comparator D. This pair of comparators offers very fast propagation delays.
5, 6, 8, 19, 42
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7262/AD7262-5. All
analog input signals and any external reference signal should be referred to this AGND voltage.
All AGND pins should connect to the AGND plane of a system. The AGND, DGND, CA_CB_GND, and
CC_CD_GND voltages ideally should be at the same potential and must not be more than 0.3 V apart,
even on a transient basis. CA_CB_GND and CC_CD_GND can be tied to AGND.
28
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7262/AD7262-5.
The DGND pin should be connected to the DGND plane of a system. The DGND and AGND voltages
should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient
basis.
30, 29, 26, 25
COUTA, COUTB,
COUTC, COUTD
Comparator Outputs. These pins provide a CMOS (push-pull) output from each respective
comparator. These are digital output pins with logic levels determined by the VDRIVE supply.
32, 31
DOUTA, DOUTB
Serial Data Outputs. The data output from the AD7262/AD7262-5 is supplied to each pin as a serial
data stream in twos complement format. The bits are clocked out on the falling edge of the SCLK
input. A total of 31 SCLKs is required to perform the conversion and access the 12-bit data. During
the conversion process, the data output pins are in three-state and, when the conversion is
completed, the 19th SCLK edge clocks out the MSB. The data simultaneously appears on both pins
from the simultaneous conversions of both ADCs. The data is provided MSB first. If CS is held low for
an additional 12 SCLK cycles on either DOUTA or DOUTB following the initial 31 SCLKs, the data from
the other ADC follows on the DOUT pin. This allows data from a simultaneous conversion on both
ADCs to be gathered in serial format on either DOUTA or DOUTB using only one serial port.
40, 39, 38, 37
G0, G1, G2, G3
Logic Inputs. These pins are used to program the gain setting of the front-end amplifiers. If all four
pins are tied low, the PD0 pin acts as a data input pin, DIN, and all programming is made via the
control register (see Table 6).
27
VDRIVE
Logic Power Supply Input, 2.7 V to 5.25 V. The voltage supplied at this pin determines at what
voltage the interface operates, including the comparator outputs. This pin should be decoupled to
DGND.
44, 17
CA_CB_GND,
CC_CD_GND
Comparator Ground. This is the ground reference point for all comparator circuitry on the AD7262/
AD7262-5. Both the CA_CB_GND pin and the CC_CD_GND pin should connect to the GND plane of a
system and can be tied to AGND. The DGND, AGND, CA_CB_GND, and CC_CD_GND voltages should
ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
24
REFSEL
Internal/External Reference Selection. Logic input. If this pin is tied to a logic high voltage, the on-
chip 2.5 V reference is used as the reference source for both ADC A and ADC B. If the REFSEL pin is
tied to GND, an external reference can be supplied to the AD7262/AD7262-5 through the VREFA
and/or VREFB pin.
相关PDF资料
PDF描述
AD7264BCPZ IC ADC 14BIT 2CH 1MSPS 48LFCSP
AD7265BSUZ-REEL7 IC ADC 12BIT 3CHAN 1MSPS 32TQFP
AD7266BSUZ IC ADC 12BIT 3CH 2MSPS 32-TQFP
AD7274BRM IC ADC 12BIT 3MSPS HS LP 8MSOP
AD7276BRM IC ADC 12BIT 3MSPS HS LP 8MSOP
相关代理商/技术参数
参数描述
AD7262BSTZ-5 功能描述:IC ADC 2CH 12BIT PGA/COM 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7262BSTZ-5-RL7 功能描述:IC ADC 12BIT W/PGA&COM 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7262BSTZ-RL7 功能描述:IC ADC 12BIT W/PGA&COM 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7264 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators
AD7264BCPZ 功能描述:IC ADC 14BIT 2CH 1MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极