参数资料
| 型号： | AD7264BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/29页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 2CH 1MSPS 48LFCSP |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 175mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | * |
| 产品目录页面： | 777 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
Data Sheet
AD7264
Rev. B | Page 23 of 28
SERIAL INTERFACE
Figure 33 and Figure 34 show the detailed timing diagrams for
the serial interface on the AD7264. The serial clock provides the
conversion clock and controls the transfer of information from
the AD7264 after the conversion. The AD7264 has two output
pins corresponding to each ADC. Data can be read from the
AD7264 using both DOUTA and DOUTB. Alternatively, a single
output pin of the user’s choice can be used. The SCLK input
signal provides the clock source for the serial interface.
The falling edge of CS puts the track-and-hold into hold mode,
at which point the analog input is sampled. The conversion is
also initiated at this point and requires a minimum of 19 SCLK
cycles to complete. The DOUTx lines remain in three-state while
the conversion is taking place. On the 19th SCLK falling edge, the
AD7264 returns to track mode and the DOUTA and DOUTB lines
are enabled. The data stream consists of 14 bits of data, MSB first.
The MSB of the conversion result is clocked out on the 19th
SCLK falling edge to be read by the microcontroller or DSP on
the subsequent SCLK falling edge (the 20th falling edge). The
remaining data is then clocked out by subsequent SCLK falling
edges. Thus, the 20th falling clock edge on the serial clock has
the MSB provided and also clocks out the second data bit. The
remainder of the 14-bit result follows, with the final bit in the
data transfer being valid for reading on the 33rd falling edge.
The LSB is provided on the 32nd falling clock edge.
The AD7264-5, with its 20 MHz SCLK frequency, easily
facilitates reading on the SCLK falling edge. When using a
VDRIVE voltage of 5 V with the AD7264, the maximum specified
access time (t4) is 23 ns, which enables reading on the subse-
quent falling SCLK edge after the data has been clocked out, as
described previously. However, if a VDRIVE voltage of 3 V is used
for the AD7264 and the setup time of the microcontroller or
DSP is too large to enable reading on the falling SCLK edge, it
may be necessary to read on the SCLK rising edge. In this case,
the MSB of the conversion result is clocked out on the 19th SCLK
falling edge to be read on the 20th SCLK rising edge, as shown in
lower VDRIVE voltages. If the data access time is too long to accom-
modate the setup time of the chosen processor, an alternative to
reading on the rising SCLK edge is to use a slower SCLK frequency.
On the rising edge of CS, DOUTA and DOUTB go back into three-
state. If CS is not brought high after 33 SCLK cycles but is instead
held low for an additional 14 SCLK cycles, the data from ADC B
is output on DOUTA after the ADC A result. Likewise, the data
from ADC A is output on DOUTB after the ADC B result. This is
case, the DOUT line in use goes back into three-state on the 47th
SCLK falling edge or the rising edge of CS, whichever occurs first.
If the falling edge of SCLK coincides with the falling edge of CS,
the falling edge of SCLK is not acknowledged by the AD7264,
and the next falling edge of SCLK is the first one registered after
the falling edge of CS.
CS
SCLK
1
5
19
DOUTA
THREE-STATE
t4
2
3
4
20
t5
THREE-
STATE
t7
t3
18
DB11A
DB12A
DB13A
21
31
32
33
DB1A
DB0A
DOUTB
THREE-STATE
THREE-
STATE
DB11B
DB12B
DB13B
DB1B
DB0B
06732-
033
t2
t9
t8
tQUIET
t6
FIRST DATA BIT CLOCKED
OUT ON THIS EDGE
FIRST DATA BIT READ
ON THIS EDGE
Figure 33. Normal Mode Operation
06732-
034
CS
32
33
31
21
20
19
18
DOUTA
THREE-STATE
THREE-
STATE
SCLK
1
2
45
46
47
DB13A
DB12A
DB1A
DB0A
DB13B
DB12B
DB1B
DB0B
t10
Figure 34. Reading Data from Both ADCs on One DOUT Line with 47 SCLK Cycles
相关PDF资料 |
PDF描述 |
|---|---|
| AD7265BSUZ-REEL7 | IC ADC 12BIT 3CHAN 1MSPS 32TQFP |
| AD7266BSUZ | IC ADC 12BIT 3CH 2MSPS 32-TQFP |
| AD7274BRM | IC ADC 12BIT 3MSPS HS LP 8MSOP |
| AD7276BRM | IC ADC 12BIT 3MSPS HS LP 8MSOP |
| AD7291BCPZ-RL7 | IC ADC I2C/SRL 22.22K 20LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7264BCPZ-5 | 功能描述:IC ADC 14BIT 2CH 500KSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7264BCPZ-5-RL7 | 功能描述:IC ADC 14BIT 2CH 500KSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7264BCPZ-RL7 | 功能描述:IC ADC 14BIT 2CH 1MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7264BSTZ | 功能描述:IC ADC 14BIT 2CH 1MSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7264BSTZ-5 | 功能描述:IC ADC 14BIT 2CH 500KSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。