参数资料
型号: AD73360LARZ
厂商: Analog Devices Inc
文件页数: 17/35页
文件大小: 0K
描述: IC PROCESSOR FRONTEND 6CH 28SOIC
标准包装: 27
位数: 16
通道数: 6
功率(瓦特): 80mW
电压 - 电源,模拟: 3V
电压 - 电源,数字: 3V
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
供应商设备封装: 28-SOIC W
包装: 管件
REV. A
AD73360
–24–
1/2
74HC74
CLK
DQ
DSP CONTROL
TO SE
MCLK
SE SIGNAL SYNCHRONIZED
TO MCLK
1/2
74HC74
CLK
DQ
DSP CONTROL
TO
RESET
MCLK
RESET SIGNAL SYNCHRONIZED
TO MCLK
Figure 19. SE and
RESET Sync Circuit for Cascaded
Operation
PERFORMANCE
As the AD73360 is designed to provide high performance, low
cost conversion, it is important to understand the means by
which this high performance can be achieved in a typical appli-
cation. This section will, by means of spectral graphs, outline
the typical performance of the device and highlight some of the
options available to users in achieving their desired sample rate,
either directly in the device or by doing some post-processing in
the DSP, while also showing the advantages and disadvantages
of the different approaches.
Encoder Section
The encoder section samples at DMCLK/256, which gives a
64 kHz output rate for DMCLK equal to 16.384 MHz. The
noise-shaping of the sigma-delta modulator also depends on the
frequency at which it is clocked, which means that the best
dynamic performance in a particular bandwidth is achieved by
oversampling at the highest possible rate. If we assume that the
signals of interest are in the voice bandwidth of dc–4 kHz, then
sampling at 64 kHz gives a spectral response which ensures
good SNR performance in the voice bandwidth, as shown in
Figure 20.
FREQUENCY – kHz
0
dBs
–20
816
24
32
–100
–140
–120
–40
–60
–80
SNR = 59.0dB (DC TO fS/2)
SNR = 80.8dB (DC TO 4kHz)
Figure 20. FFT (ADC 64 kHz Sampling)
The sampling rate can be varied by programming the Decimation
Rate Divider settings in CRB. For a DMCLK of 16.384 MHz
sample rates of 64 kHz, 32 kHz, 16 kHz and 8 kHz are available.
Figure 21 shows the final spectral response of a signal sampled
at 8 kHz using the maximum oversampling rate.
FREQUENCY – kHz
0
dBs
–20
24
–100
–140
–120
–40
–60
–80
SNR = 80dBs (DC TO 4kHz)
Figure 21. FFT (ADC 8 kHz Internally Decimated from
64 kHz)
It is possible to generate lower sample rates through reducing
the oversampling ratio by programming the DMCLK Rate
Divider Settings in CRB (MCD2-MCD1) This will have the
effect of spreading the quantization noise over a lesser band-
width resulting in a degradation of dynamic performance.
Figure 22 shows a FFT plot of a signal sampled at 8 kHz rate
produced by reducing the DMCLK Rate.
FREQUENCY – kHz
0
dBs
–20
24
–100
–140
–120
–40
–60
–80
SNR = 72.2dBs (DC TO fS/2)
Figure 22. FFT (ADC 8 kHz Sampling with Reduced
DMCLK Rate)
相关PDF资料
PDF描述
MAX931ESA+ IC COMPARATOR W/REF 8-SOIC
MAX991EUA+ IC COMPARATOR R-R 8-UMAX
MAX991ESA+ IC COMPARATOR R-R 8-SOIC
MAX992ESA+ IC COMPARATOR R-R 8-SOIC
AD7195BCPZ-RL IC AFE 24BIT 4.8K 32LFSP
相关代理商/技术参数
参数描述
AD73360LARZ-REEL 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD73360LARZ-REEL7 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率(瓦特):- 电压 - 电源,模拟:3 V ~ 3.6 V 电压 - 电源,数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:带卷 (TR)
AD7339 制造商:AD 制造商全称:Analog Devices 功能描述:5 V Integrated High Speed ADC/Quad DAC System
AD7339BS 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP
AD7339BS-REEL 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP T/R