- 您现在的位置：买卖IC网 > PDF目录10233 > AD7356YRUZ-RL (Analog Devices Inc)IC ADC DUAL 12BIT 5MSPS 16TSSOP PDF资料下载
参数资料
| 型号： | AD7356YRUZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/21页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| 设计资源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7356 (CN0041) |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 50k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 59mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个差分，双极 |
AD7356
Rev. A | Page 7 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
VINA–
REFA
REFGND
VINB–
REFB
AGND
VINA+
VINB+
16
15
14
13
12
11
10
9
SCLK
SDATAA
SDATAB
CS
VDD
AGND
DGND
VDRIVE
AD7356
TOP VIEW
(Not to Scale)
06
50
5-
0
02
Figure 2. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2
VINA+, VINA
Analog Inputs of ADC A. These analog inputs form a fully differential pair.
3, 6
REFA, REFB
Reference Decoupling Capacitor Pins. Decoupling capacitors are connected between these pins and the
REFGND pin to decouple the reference buffer for each respective ADC. It is recommended to decouple each
reference pin with a 10 μF capacitor. Provided the output is buffered, the on-chip reference can be taken from
these pins and applied externally to the rest of the system. The nominal internal reference voltage is 2.048 V
and appears at these pins. These pins can also be overdriven by an external reference. The input voltage range
for the external reference is 2.048 V + 100 mV to VDD.
4
REFGND
Reference Ground. This is the ground reference point for the reference circuitry on the AD7356. Refer any
external reference signal to this REFGND voltage. Decoupling capacitors must be placed between this pin and
the REFA and REFB pins. Connect the REFGND pin to the AGND plane of a system.
5, 11
AGND
Analog Ground. This is the ground reference point for all analog circuitry on the AD7356. All analog input
signals should be referred to this AGND voltage. The AGND and DGND voltages should ideally be at the same
potential and must not be more than 0.3 V apart, even on a transient basis.
7, 8
VINB, VINB+
Analog Inputs of ADC B. These analog inputs form a fully differential pair.
9
VDD
Power Supply Input. The VDD range for the AD7356 is 2.5 V ± 10%. Decouple the supply to AGND with a 0.1 μF
capacitor in parallel with a 10 μF tantalum capacitor.
10
CS
Chip Select. Active low logic input. This input provides the dual functions of initiating conversions on the
AD7356 and framing the serial data transfer.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7356. Connect this pin to
the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
13, 14
SDATAB, SDATAA
Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out
on the falling edge of the SCLK input. To access the 12 bits of data from the AD7356, 14 SCLK falling edges are
required. The data simultaneously appears on both data output pins from the simultaneous conversions of
both ADCs. The data stream consists of two leading zeros followed by the 12 bits of conversion data. The data
is provided MSB first. If CS is held low for 16 SCLK cycles rather than 14 on the AD7356, then two trailing zeros
appear after the 12 bits of data. If CS is held low for a further 16 SCLK cycles on either SDATA or SDATAB, the
data from the other ADC follows on the SDATA pins. This allows data from a simultaneous conversion on both
ADCs to be gathered in serial format on either SDATAA or SDATAB.
A
15
SCLK
Serial Clock. Logic input. A serial clock input provides the serial clock for accessing the data from the AD7356.
This clock is also used as the clock source for the conversion process.
16
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates.
The voltage at this pin may be different than the voltage at VDD. The VDRIVE supply should be decoupled to
DGND with a 0.1 μF capacitor in parallel with a 10 μF tantalum capacitor.
相关PDF资料 |
PDF描述 |
|---|---|
| SP232EEN-L/TR | IC DVR/RCVR RS232 5V SGL 16NSOIC |
| CS3102A-24-59P | CONN RCPT 14POS BOX MNT W/PINS |
| 15180-7SG-331 | CONN JACK 7POS CABLE SKT |
| AD7853ARZ-REEL | IC ADC 12BIT SRL 200KSPS 24SOIC |
| MS27468T15A19S | CONN RCPT 19POS JAM NUT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7357 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_08 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_09 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357BCPZ | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 SAR 18-LFCSP-WQ (5x4) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 位数:14 采样率（每秒）:4.2M 输入数:2 输入类型:差分 数据接口:SPI，DSP 配置:S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:2.25 V ~ 2.75 V 电压 - 电源，数字:2.25 V ~ 2.75 V 特性:同步采样 工作温度:-40°C ~ 85°C 封装/外壳:18-WQFN 裸露焊盘，CSP 供应商器件封装:18-LFCSP-WQ（5x4） 标准包装:1 |
| AD7357BCPZ-RL | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 SAR 18-LFCSP-WQ (5x4) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 位数:14 采样率（每秒）:4.2M 输入数:2 输入类型:差分 数据接口:SPI，DSP 配置:S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:2.25 V ~ 2.75 V 电压 - 电源，数字:2.25 V ~ 2.75 V 特性:同步采样 工作温度:-40°C ~ 85°C 封装/外壳:18-WQFN 裸露焊盘，CSP 供应商器件封装:18-LFCSP-WQ（5x4） 标准包装:5,000 |
发布紧急采购，3分钟左右您将得到回复。