参数资料
型号: AD7450ABRM-REEL7
厂商: Analog Devices Inc
文件页数: 15/29页
文件大小: 0K
描述: IC ADC 12BIT W/DIFF INP 8-MSOP
标准包装: 1,000
位数: 12
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 9.25mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 带卷 (TR)
输入数目和类型: 1 个差分,单极
配用: EVAL-AD7450CBZ-ND - BOARD EVALUATION FOR AD7450
AD7440/AD7450A
Rev. C | Page 21 of 28
Sixteen serial clock cycles are required to perform a conversion
and access data from the AD7440/AD7450A.
SERIAL INTERFACE
CS going low
provides the first leading zero to be read in by the DSP or
microcontroller. The remaining data is then clocked out on the
subsequent SCLK falling edges beginning with the second
leading zero. Thus, the first falling clock edge on the serial clock
provides the second leading zero. The final bit in the data
transfer is valid on the 16th falling edge, having been clocked
out on the previous (15th) falling edge. Once the conversion is
complete and the data has been accessed after the 16 clock
cycles, it is important to ensure that before the next conversion
is initiated, enough time is left to meet the acquisition and
quiet time specifications (see Timing Examples 1 and 2). To
achieve 1 MSPS with an 18 MHz clock for V
Figure 2 and Figure 3 show detailed timing diagrams for the
serial interface of the AD7450A and the AD7440, respectively.
The serial clock provides the conversion clock and also controls
the transfer of data from the devices during conversion. CS
initiates the conversion process and frames the data transfer.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state. The analog input is sampled
and the conversion is initiated at this point. The conversion
requires 16 SCLK cycles to complete.
Once 13 SCLK falling edges have occurred, the track-and-hold
goes back into track on the next SCLK rising edge, as shown at
Point B in
DD
= 3 V and 5 V, an
18-clock burst performs the conversion and leaves enough time
before the next conversion for the acquisition and quiet time.
Figure 2 and Figure 3. On the 16th SCLK falling
edge, the SDATA line goes back into three-state. If the rising
edge of CS occurs before 16 SCLKs have elapsed, the conversion
terminates and the SDATA line goes back into three-state.
In applications with a slower SCLK, it may be possible to read in
data on each SCLK rising edge; that is, the first rising edge of
SCLK after the
The conversion result from the AD7440/AD7450A is provided
on the SDATA output as a serial data stream. The bits are
clocked out on the falling edge of the SCLK input. The data
stream of the AD7450A consists of four leading zeros followed
by 12 bits of conversion data provided MSB first; the data
stream of the AD7440 consists of four leading zeros, followed
by the 10 bits of conversion data followed by two trailing zeros,
which is also provided MSB first. In both cases, the output
coding is twos complement.
CS falling edge would have the leading zero
provided and the 15th SCLK edge would have DB0 provided.
03051-A
-040
t2
t8
t6
t5
tCONVERT
CS
SCLK
12
3
4
5
13
14
15
16
12.5(1/FSCLK)
tACQUISITION
1/THROUGHPUT
tQUIET
10ns
B
C
Figure 40. Serial Interface Timing Example
相关PDF资料
PDF描述
MS3100F20-29P CONN RCPT 17POS WALL MNT W/PINS
D38999/26FG75AN CONN HSG PLUG 4POS STRGHT PINS
D38999/26FG75PNLC CONN HSG PLUG 4POS STRGHT PINS
VI-B4F-MW-S CONVERTER MOD DC/DC 72V 100W
VI-2TZ-MV-S CONVERTER MOD DC/DC 2V 60W
相关代理商/技术参数
参数描述
AD7450ABRMZ 功能描述:IC ADC 12BIT DIFF IN 1MSPS 8MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7450ABRMZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23
AD7450ABRT-R2 功能描述:IC ADC 12BIT W/DIFF INP SOT-23-8 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
AD7450ABRT-REEL7 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, 1 MSPS 10-Bit and 12-Bit ADCs in an 8-Lead SOT-23
AD7450ABRTZ-REEL7 功能描述:IC ADC 12BIT DIFF 1MSPS SOT23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6