- 您现在的位置：买卖IC网 > PDF目录10314 > AD7450ARZ-REEL (Analog Devices Inc)IC ADC 12BIT DIFF IN 1MSPS 8SOIC PDF资料下载
参数资料
| 型号： | AD7450ARZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/22页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT DIFF IN 1MSPS 8SOIC |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 9.25mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极 |
| 配用： | EVAL-AD7450CBZ-ND - BOARD EVALUATION FOR AD7450 |
–4–
AD7450
Limit at TMIN, TMAX
Parameter
3 V
5 V
Unit
Description
fSCLK
4
50
kHz min
15
18
MHz max
tCONVERT
16
tSCLK
16
tSCLK
tSCLK = 1/fSCLK
1.07
0.88
s max
SCLK = 15 MHz, 18 MHz
tQUIET
25
ns min
Minimum Quiet Time between the End of a Serial Read and the Next
Falling Edge of
CS
t1
10
ns min
Minimum
CS Pulsewidth
t2
10
ns min
CS Falling Edge to SCLK Falling Edge Setup Time
t3
5
20
ns max
Delay from
CS Falling Edge until SDATA Three-State Disabled
t4
5
40
ns max
Data Access Time after SCLK Falling Edge
t5
0.4 tSCLK
ns min
SCLK High Pulsewidth
t6
0.4 tSCLK
ns min
SCLK Low Pulsewidth
t7
10
ns min
SCLK Edge to Data Valid Hold Time
t8
6
10
ns min
SCLK Falling Edge to SDATA Three-State Enabled
35
ns max
SCLK Falling Edge to SDATA Three-State Enabled
tPOWER-UP
7
11
s max
Power-Up Time from Full Power-Down
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V.
2See Figure 1 and the Serial Interface section.
3Common-mode voltage.
4Mark/space ratio for the SCLK input is 40/60 to 60/40.
5Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V with V
DD = 5 V, and the time for an output to cross
0.4 V or 2.0 V for VDD = 3 V.
6t
8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 8, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
7See Power-Up Time section.
Specifications subject to change without notice.
1
2
345
13
16
15
14
00
DB11
DB10
DB2
DB1
DB0
t
2
4 LEADING ZEROS
t
8
t
QUIET
t
CONVERT
CS
SCLK
SDATA
t
6
t
7
t
4
t
5
t
3
t
1
THREE-STATE
Figure 1. Serial Interface Timing Diagram
TIMING SPECIFICATIONS1, 2 (V
DD = 2.7 V to 3.3 V, fSCLK = 15 MHz, fS = 833 kSPS, VREF = 1.25 V; VDD = 4.75 V to 5.25 V,
fSCLK = 18 MHz, fS = 1 MSPS, VREF = 2.5 V; VCM
3 = V
REF; TA = TMIN to TMAX, unless otherwise noted.)
Rev. A
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B3X-MY | CONVERTER MOD DC/DC 5.2V 50W |
| VE-B3W-MY | CONVERTER MOD DC/DC 5.5V 50W |
| VE-B3T-MY | CONVERTER MOD DC/DC 6.5V 50W |
| VE-B3R-MY | CONVERTER MOD DC/DC 7.5V 50W |
| VE-B30-MY | CONVERTER MOD DC/DC 5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7450ARZ-REEL7 | 功能描述:IC ADC 12BIT DIFF IN 1MSPS 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7450BR | 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12 BIT SAR IC - Bulk |
| AD7450BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12 BIT SAR IC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD7450BRM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP T/R 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12 BIT SAR IC - Tape and Reel |
| AD7450BRM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP T/R 制造商:Rochester Electronics LLC 功能描述:3V/5V DIFFERENTIAL INPUT 12 BIT SAR IC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。