- 您现在的位置：买卖IC网 > PDF目录10263 > AD7472ARUZ-REEL (Analog Devices Inc)IC ADC 12BIT PARALL 24-TSSOP T/R PDF资料下载
参数资料
| 型号： | AD7472ARUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/21页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT PARALL 24-TSSOP T/R |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 1.5M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个单端，单极 |
REV. B
AD7470/AD7472
–7–
PIN CONFIGURATIONS
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
AD7470
NC = NO CONNECT
DB7
DB6
DB8
DB5
(MSB) DB9
DB4
AVDD
VDRIVE
REF IN
DVDD
VIN
DGND
AGND
DB3
CS
DB2
RD
DB1
CONVST
DB0 (LSB)
CLKIN
NC
BUSY
NC
TOP VIEW
(Not to Scale)
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
AD7472
DB9
DB8
DB10
DB7
(MSB) DB11
DB6
AVDD
VDRIVE
REF IN
DVDD
VIN
DGND
AGND
DB5
CS
DB4
RD
DB3
CONVST
DB2
CLKIN
DB1
BUSY
DB0 (LSB)
PIN FUNCTION DESCRIPTIONS
Mnemonic
Function
CS
Chip Select. Active low logic input used in conjunction with
RD to access the conversion result. The conversion
result is placed on the data bus following the falling edge of both
CS and RD. CS and RD are both connected to
the same AND gate on the input so the signals are interchangeable.
CS can be hardwired permanently low.
RD
Read Input. Logic input used in conjunction with
CS to access the conversion result. The conversion result is
placed on the data bus following the falling edge of both
CS and RD. CS and RD are both connected to same
AND gate on the input so the signals are interchangeable.
CS and RD can be hardwired permanently low, in
which case the data bus is always active and the result of the new conversion is clocked out slightly before to the
BUSY line going low.
CONVST
Conversion Start Input. Logic input used to initiate conversion. The input track-and-hold amplifier goes from
track mode to hold mode on the falling edge of
CONVST, and the conversion process is initiated at this point.
The conversion input can be as narrow as 10 ns. If the
CONVST input is kept low for the duration of conversion
and is still low at the end of conversion, the part will automatically enter sleep mode. If the part enters this sleep
mode, the next rising edge of
CONVST wakes up the part. Wake-up time for the part is typically 1
s.
CLK IN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7472 takes 14 clock cycles, and conversion time for the AD7470 takes 12 clock cycles. The frequency of this
master clock input, therefore, determines the conversion time and achievable throughput rate. While the ADC is
not converting, the clock-in pad is in three-state and thus no clock is going through the part.
BUSY
BUSY Output. Logic output indicating the status of the conversion process. The BUSY signal goes high after the
falling edge of
CONVST and stays high for the duration of conversion. Once conversion is complete and the con-
version result is in the output register, the BUSY line returns low. The track-and-hold returns to track mode just
prior to the falling edge of BUSY, and the acquisition time for the part begins when BUSY goes low. If the
CONVST
input is still low when BUSY goes low, the part automatically enters its sleep mode on the falling edge of BUSY.
REF IN
Reference Input. An external reference must be applied to this input. The voltage range for the external reference
is 2.5 V
±1% for specified performance.
AVDD
Analog Supply Voltage, 2.7 V to 5.25 V. This is the only supply voltage for all analog circuitry on the AD7470/
AD7472. The AVDD and DVDD voltages should ideally be at the same potential and must not be more than 0.3 V
apart even on a transient basis. This supply should be decoupled to AGND.
DVDD
Digital Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for all digital circuitry on the AD7470/
AD7472 aside from the output drivers. The DVDD and AVDD voltages should ideally be at the same potential and
must not be more than 0.3 V apart even on a transient basis. This supply should be decoupled to DGND.
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7470/AD7472. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages
should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/26KE26BA | CONN HSG PLUG 26POS STRGHT SCKT |
| D38999/20KG41BD | CONN HSG RCPT 41POS WALL MT SCKT |
| D38999/26WJ7AA | CONN HSG PLUG 99POS STRGHT PINS |
| VE-22M-IW-S | CONVERTER MOD DC/DC 10V 100W |
| VE-263-MY | CONVERTER MOD DC/DC 24V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7472ARUZ-REEL7 | 功能描述:IC ADC 12BIT PARALL 24-TSSOP T/R RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7472ARZ | 功能描述:IC ADC 12BIT PARALLEL 24SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7472BR | 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:12 BIT 1.5MSPS PARALLEL ADC I.C. - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTORS ((NW)) |
| AD7472BR-REEL | 制造商:AD 制造商全称:Analog Devices 功能描述:1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs |
| AD7472BR-REEL7 | 功能描述:IC ADC 12BIT PARALLEL 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。