参数资料
| 型号： | AD7650ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT CMOS 5V 48LFCSP |
| 标准包装： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 570k |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 77mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个伪差分，单极 |
| 配用： | EVAL-AD7650CBZ-ND - BOARD EVALUATION FOR AD7650 |
REV. 0
AD7650
–14–
PREVIOUS
CONVERSION
t1
t3
t12
t13
t4
CS = 0
CNVST,
RD
BUSY
DATA
BUS
Figure 12. Slave Parallel Data Timing for Reading
(Read During Convert)
SERIAL INTERFACE
The AD7650 is configured to use the serial interface when the
SER/
PAR is held high. The AD7650 outputs 16 bits of data,
MSB first, on the SDOUT pin. This data is synchronized with
the 16 clock pulses provided on SCLK pin. The output data is
valid on both the rising and falling edge of the data clock.
MASTER SERIAL INTERFACE
Internal Clock
The AD7650 is configured to generate and provide the serial data
clock SCLK when the EXT/
INT pin is held low. The AD7650
also generates a SYNC signal to indicate to the host when the
serial data is valid. The serial clock SCLK and the SYNC signal
can be inverted if desired. Depending on RDC/SDIN input, the
data can be read after each conversion or during the following
conversion. Figure 13 and Figure 14 show the detailed timing
diagrams of these two modes.
PARALLEL INTERFACE
The AD7650 is configured to use the parallel interface when the
SER/
PAR is held low. The data can be read either after each
conversion, which is during the next acquisition phase, or dur-
ing the following conversion as shown, respectively, in Figure 11
and Figure 12. When the data is read during the conversion,
however, it is recommended that it is read only during the first
half of the conversion phase. That avoids any potential feed-
through between voltage transients on the digital interface and
the most critical analog conversion circuitry.
CURRENT
CONVERSION
BUSY
DATA
BUS
CS
RD
t12
t13
Figure 11. Slave Parallel Data Timing for Reading
(Read After Convert)
t3
BUSY
CS, RD
CNVST
SYNC
SCLK
SDOUT
t28
t29
t14
t18
t19
t20
t21
t24
t26
t27
t23
t22
t16
t15
12
3
14
15
16
D15
D14
D2
D1
D0
X
EXT/
INT = 0
RDC/SDIN = 0
INVSCLK = INVSYNC = 0
t25
t30
Figure 13. Master Serial Data Timing for Reading (Read After Convert)
相关PDF资料 |
PDF描述 |
|---|---|
| AD7651ACPZ | IC ADC 16BIT UNIPOLAR 48LFCSP |
| AD7652ASTZ | IC ADC 16BIT 500KSPS REF 48LQFP |
| AD7653ACPZRL | IC ADC 16BIT UNIPOLAR 48LFCSP |
| AD7654ACPZ | IC ADC 16BIT DUAL 2CH 48-LFCSP |
| AD7655ACPZRL | IC ADC 16BIT 4CHAN 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7650ACPZRL | 功能描述:IC ADC 16BIT CMOS 5V 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7650AST | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS CMOS LOW COST CMOS ADC - Bulk |
| AD7650ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS LOW COST CMOS ADC - Tape and Reel |
| AD7650ASTZ | 功能描述:IC ADC 16BIT 570KSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7650ASTZRL | 功能描述:IC ADC 16BIT CMOS 5V 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。