- 您现在的位置：买卖IC网 > PDF目录10230 > AD7652ACPZRL (Analog Devices Inc)IC ADC 16BIT UNIPOLAR 48LFCSP PDF资料下载
参数资料
| 型号： | AD7652ACPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT UNIPOLAR 48LFCSP |
| 标准包装： | 2,500 |
| 系列： | PulSAR® |
| 位数： | 16 |
| 采样率（每秒）： | 500k |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 90mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个伪差分，单极 |
| 配用： | EVAL-AD7652CBZ-ND - BOARD EVALUATION FOR AD7652 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页
AD7652
Pin No.
Mnemonic
Type1
Description
16
D7 or
RDC/SDIN
DI/O
When SER/PAR is LOW, this output is used as Bit 7 of the parallel port data output bus.
When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a
read mode selection input depending on the state of EXT/INT.
When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results
from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA
with a delay of 16 SCLK periods after the initiation of the read sequence.
When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data is
output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only
when the conversion is complete.
17
OGND
P
Input/Output Interface Digital Power Ground.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the host interface (5 V or 3 V).
19
DVDD
P
Digital Power. Nominally at 5 V.
20
DGND
P
Digital Power Ground.
21
D8 or
SDOUT
DO
When SER/PAR is LOW, this output is used as Bit 8 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchronized
to SCLK. Conversion results are stored in an on-chip register. The AD7652 provides the conversion
result, MSB first, from its internal shift register. The DATA format is determined by the logic level of
OB/2C. In serial mode when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In serial mode
when EXT/INT is HIGH, if INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the
next falling edge; if INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next
rising edge.
22
D9 or
SCLK
DI/O
When SER/PAR is LOW, this output is used as Bit 9 of the parallel port data or SCLK output bus.
When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output,
depending upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated
depends upon the logic state of the INVSCLK pin.
23
D10 or
SYNC
DO
When SER/PAR is LOW, this output is used as Bit 10 of the parallel port data output bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = logic LOW). When a read sequence is
initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is
valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW
while the SDOUT output is valid.
24
D11 or
RDERROR
DO
When SER/PAR is LOW, this output is used as Bit 11 of the parallel port data output bus. When
SER/PAR and EXT/INT are HIGH, this output, part of the serial port, is used as an incomplete read error
flag. In slave mode, when a data read is started and not complete when the following conversion is
complete, the current data is lost and RDERROR is pulsed HIGH.
25–28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the
state of SER/PAR.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be
used as a data ready clock signal.
30
DGND
P
Must Be Tied to Digital Ground.
31
RD
DI
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS is
also used to gate the external clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, this pin resets the AD7652 and the current conversion, if any, is
aborted. If not used, this pin could be tied to DGND.
34
PD
DI
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are
inhibited after the current one is completed.
35
CNVST
DI
Start Conversion. If CNVST is HIGH when the acquisition phase (t8) is complete, the next falling edge
on CNVST puts the internal sample/hold into the hold state and initiates a conversion. The mode is
most appropriate if low sampling jitter is desired. If CNVST is LOW when the acquisition phase (t8) is
complete, the internal sample/hold is put into the hold state and a conversion is immediately started.
37
REF
AI/O
Reference Input Voltage. On-chip reference output voltage.
38
REFGND
AI
Reference Input Analog Ground.
39
INGND
AI
Analog Input Ground.
43
IN
AI
Primary Analog Input with a Range of 0 V to 2.5 V.
Rev. 0 | Page 9 of 28
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2N0-IW-S | CONVERTER MOD DC/DC 5V 100W |
| VI-22N-MX-F1 | CONVERTER MOD DC/DC 18.5V 75W |
| AD7652ASTZRL | IC ADC 16BIT UNIPOLAR 48LQFP |
| VE-2N0-CU-F3 | CONVERTER MOD DC/DC 5V 200W |
| VI-22M-MX-F3 | CONVERTER MOD DC/DC 10V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7652AST | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述:16BIT SAR ADC REF 7652 LQFP48 |
| AD7652ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP T/R |
| AD7652ASTZ | 功能描述:IC ADC 16BIT 500KSPS REF 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7652ASTZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7653 | 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref |
发布紧急采购，3分钟左右您将得到回复。