参数资料
| 型号： | AD7713AN |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 15 |
| 位数： | 24 |
| 采样率（每秒）： | 205 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 5.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 24-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 24-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，单极；1 个差分，单极；1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页
REV. D
–4–
AD7713
Parameter
A, S Versions
1
Unit
Conditions/Comments
AIN3
Positive Full-Scale Calibration Limit
13
+(4.2
VREF)/GAIN V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
Offset Calibration Limit
15
0 to VREF/GAIN
V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
Input Span
+(3.2
VREF)/GAIN V min
GAIN Is the Selected PGA Gain
(Between 1 and 128).
+(4.2
VREF)/GAIN V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
POWER REQUIREMENTS
Power Supply Voltages
AVDD Voltage
16
5 to 10
V nom
±5% for Specified Performance.
DVDD Voltage
17
5V nom
±5% for Specified Performance.
Power Supply Currents
AVDD Current
0.6
mA max
AVDD = 5 V.
0.7
mA max
AVDD = 10 V.
DVDD Current
0.5
mA max
fCLK IN = 1 MHz.
Digital Inputs 0 V to DVDD.
1
mA max
fCLK IN = 2 MHz.
Digital Inputs 0 V to DVDD.
Power Supply Rejection
18
Rejection w.r.t. AGND.
(AVDD and DVDD)
19
dB typ
Power Dissipation
Normal Mode
5.5
mW max
AVDD = DVDD = 5 V, fCLK IN = 1 MHz;
Typically 3.5 mW.
Standby (Power-Down) Mode
300
W max
AVDD = DVDD = 5 V, Typically 150
W.
NOTES
1 Temperature range is: A Version, –40
°C to +85°C; S Version, –55°C to +125°C.
2 Applies after calibration at the temperature of interest.
3 Positive full-scale error applies to both unipolar and bipolar input ranges.
4 These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
V typical after self-calibration
or background calibration.
5 Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6 These numbers are guaranteed by design and/or characterization.
7 The AIN1 and AIN2 analog inputs present a very high impedance dynamic load that varies with clock frequency and input sample rate. The maximum recom-
mended source resistance depends on the selected gain.
8 The analog input voltage range on the AIN1(+) and AIN2(+) inputs is given here with respect to the voltage on the AIN1(–) and AIN2(–) inputs. The input voltage
range on the AIN3 input is with respect to AGND. The absolute voltage on the AIN1 and AIN2 inputs should not go more positive than AV DD + 30 mV or more
negative than AGND – 30 mV.
9 V
REF = REF IN(+) – REF IN(–).
10 This common-mode voltage range is allowed, provided that the input voltage on AIN(+) and AIN(–) does not exceed AV
DD + 30 mV and AGND – 30 mV.
11 This error can be removed using the system calibration capabilities of the AD7713. This error is not removed by the AD7713’s self-calibration feature. The offset
drift on the AIN3 input is four times the value given in the Static Performance section of the specifications.
12 Guaranteed by design, not production tested.
13 After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, the device will
output all 0s.
14These calibration and span limits apply provided the absolute voltage on the AIN1 and AIN2 analog inputs does not exceed AV
DD + 30 mV or go more negative than
AGND – 30 mV.
15 The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
16 Operating with AV
DD voltages in the range 5.25 V to 10.5 V is guaranteed only over the 0
°C to 70°C temperature range.
17 The
±5% tolerance on the DV
DD input is allowed provided that DVDD does not exceed AVDD by more than 0.3 V.
18 Measured at dc and applies in the selected pass band. PSRR at 50 Hz will exceed 120 dB with filter notches of 2 Hz, 5 Hz, 10 Hz, 25 Hz, or 50 Hz. PSRR at 60 Hz
will exceed 120 dB with filter notches of 2 Hz, 6 Hz, 10 Hz, 30 Hz, or 60 Hz.
19 PSRR depends on gain: gain of 1 = 70 dB typ; gain of 2 = 75 dB typ; gain of 4 = 80 dB typ; gains of 8 to 128 = 85 dB typ.
Specifications subject to change without notice.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7714ARS-3 | IC ADC 24BIT SIGMA-DELTA 28SSOP |
| AD7715ANZ-3 | IC ADC 16BIT SIGMA-DELTA 16DIP |
| AD7716BSZ | IC ADC 22BIT SIGMA-DELTA 44-MQFP |
| AD7718BRU-REEL7 | IC ADC 24BIT R-R 8/10CH 28-TSSOP |
| AD7719BRZ | IC ADC 16BIT 24BIT DUAL 28SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7713AR-REEL | 制造商:Analog Devices 功能描述:24-BIT SIGMA DELTA ADC IC - Tape and Reel |
| AD7713AR-REEL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
发布紧急采购，3分钟左右您将得到回复。