参数资料
型号: AD7715ARU-5REEL
厂商: Analog Devices Inc
文件页数: 2/40页
文件大小: 0K
描述: IC ADC 16BIT SIGMA-DELTA 16TSSOP
标准包装: 2,500
位数: 16
采样率(每秒): 500
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 9.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
输入数目和类型: 1 个差分,单极;1 个差分,双极
配用: EVAL-AD7715-3EBZ-ND - BOARD EVALUATION FOR AD7715
AD7715
Rev. D | Page 10 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
14
13
12
11
16
15
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
AD7715
SCLK
DOUT
DIN
DVDD
DGND
MCLK IN
MCLK OUT
CS
REF IN(+)
AGND
DRDY
RESET
AVDD
AIN(+)
AIN(–)
REF IN(–)
08
51
9
-00
3
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin
No.
Mnemonic
Description
1
SCLK
Serial Clock. Logic input. An external serial clock is applied to this input to access serial data from the AD7715. This
serial clock can be a continuous clock with all data transmitted in a continuous train of pulses. Alternatively, it can be a
noncontinuous clock with the information being transmitted to the AD7715 in smaller batches of data.
2
MCLK IN
Master Clock Signal for the Device. This can be provided in the form of a crystal/resonator or external clock. A
crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven
with a CMOS-compatible clock and MCLK OUT left unconnected. The part is specified with clock input frequencies of
both 1 MHz and 2.4576 MHz.
3
MCLK OUT
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between MCLK IN and
MCLK OUT. If an external clock is applied to MCLK IN, MCLK OUT provides an inverted clock signal. This clock can be
used to provide a clock source for external circuitry.
4
CS
Chip Select. Active low logic input used to select the AD7715. With this input hardwired low, the AD7715 can operate
in its three-wire interface mode with SCLK, DIN, and DOUT used to interface to the device. CS can be used to select
the device in systems with more than one device on the serial bus or as a frame synchronization signal in
communicating with the AD7715.
5
RESET
Logic Input. Active low input which resets the control logic, interface logic, calibration coefficients, digital filter, and
analog modulator of the part to power-on status.
6
AVDD
Analog Positive Supply Voltage, 3.3 V nominal (AD7715-3) or 5 V nominal (AD7715-5).
7
AIN(+)
Analog Input. Positive input of the programmable gain differential analog input to the AD7715.
8
AIN()
Analog Input. Negative input of the programmable gain differential analog input to the AD7715.
9
REF IN(+)
Reference Input. Positive input of the differential reference input to the AD7715. The reference input is differential
with the provision that REF IN(+) must be greater than REF IN(–). REF IN(+) can lie anywhere between AVDD and AGND.
10
REF IN()
Reference Input. Negative input of the differential reference input to the AD7715. The REF IN() can lie anywhere
between AVDD and AGND provided REF IN(+) is greater than REF IN(–).
11
AGND
Ground Reference Point for Analog Circuitry. For correct operation of the AD7715, no voltage on any of the other pins
should go more than 30 mV negative with respect to AGND.
12
DRDY
Logic Output. A logic low on this output indicates that a new output word is available from the AD7715 data register.
The DRDY pin returns high upon completion of a read operation of a full output word. If no data read has taken place
between output updates, the DRDY line returns high for 500 × tCLK IN cycles prior to the next output update. While
DRDY is high, a read operation should not be attempted or in progress to avoid reading from the data register as it is
being updated. The DRDY line returns low again when the update has taken place. DRDY is also used to indicate when
the AD7715 has completed its on-chip calibration sequence.
13
DOUT
Serial data output with serial data being read from the output shift register on the part. This output shift register can
contain information from the setup register, communications register or data register depending on the register
selection bits of the communications register.
14
DIN
Serial data input with serial data being written to the input shift register on the part. Data from this input shift register
is transferred to the setup register or communications register depending on the register selection bits of the
communications register.
15
DVDD
Digital Supply Voltage, 3.3 V or 5 V nominal.
16
DGND
Ground reference point for digital circuitry.
相关PDF资料
PDF描述
MS3114E8-4S CONN RCPT 4POS JAM NUT W/SCKT
LTC1402IGN#TR IC ADC 12BIT 2.2MSPS SHDN 16SSOP
LTC2418IGN IC ADC 24BIT DIFF INPUT 28SSOP
PX0413/02S/PC CONN RCPT 2POS W/SCKT PCB MNT
VE-224-MX-F1 CONVERTER MOD DC/DC 48V 75W
相关代理商/技术参数
参数描述
AD7715ARU-5REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin TSSOP T/R
AD7715ARUZ-3 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7715ARUZ-31 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
AD7715ARUZ-3REEL7 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7715ARUZ-3REEL71 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC