- 您现在的位置：买卖IC网 > PDF目录10756 > AD7730BRUZ (Analog Devices Inc)IC ADC TRANSDUCER BRIDGE 24TSSOP PDF资料下载
参数资料
| 型号： | AD7730BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/53页 |
| 文件大小： | 0K |
| 描述： | IC ADC TRANSDUCER BRIDGE 24TSSOP |
| 标准包装： | 1 |
| 位数： | 24 |
| 通道数： | 1 |
| 功率（瓦特）： | 125mW |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 2.7 V ~ 5.25 V |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730 EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
AD7730/AD7730L
–36–
In DSP applications, the SCLK is generally a continuous clock.
In these applications, the
CS input for the AD7730 is generated
from a frame synchronization signal from the DSP. In these
applications, the first edge after
CS goes low is the active edge.
The MSB of the data to be shifted into the DSP must be set up
prior to this first active edge. Unlike microcontroller applica-
tions, the DSP does not provide a clock edge to clock the MSB
from the AD7730. In this case, the
CS of the AD7730 places
the MSB on the DOUT line. For processors with the rising edge
of SCLK as the active edge, the POL input should be tied high.
In this case, the DSP takes data on the rising edge. If
CS goes
low while SCLK is low, the MSB is clocked out on the DOUT
line from the
CS. Subsequent data bits are clocked from the
falling edge of SCLK. For processors with the falling edge of
SCLK as the active edge, the POL input should be tied low. In
this case, the DSP takes data on the falling edge. If
CS goes low
while SCLK is high, the MSB is clocked out on the DOUT line
from the
CS. Subsequent data bits are clocked from the rising
edge of SCLK.
Figure 18. Read Cycle Timing Diagram
Figure 19. Write Cycle Timing Diagram
The
RDY line is used as a status signal to indicate when data is
ready to be read from the AD7730’s data register.
RDY goes
low when a new data word is available in the data register. It is
reset high when a read operation from the data register is com-
plete. It also goes high prior to the updating of the data register
to indicate when a read from the data register should not be
initiated. This is to ensure that the transfer of data from the data
register to the output shift register does not occur while the data
register is being updated. It is possible to read the same data
twice from the output register even though the
RDY line returns
high after the first read operation. Care must be taken, however,
to ensure that the read operations are not initiated as the next
output update is about to take place.
For systems with a single data line, the DIN and DOUT lines
on the AD7730 can be connected together, but care must be
taken in this case not to place the part in continuous read mode
as the part monitors DIN while supplying data on DOUT and
as a result, it may not be possible to take the part out of its
continuous read mode.
DOUT
SCLK
(POL = 1)
CS
RDY
MSB
t5
t7
t9
LSB
t8
t6
t4
t3
t10
SCLK
(POL = 0)
t5A
t6
t7
DIN
SCLK
(POL = 1)
CS
MSB
t12
t15
LSB
t16
t14
t11
t13
SCLK
(POL = 0)
t14
t15
REV. B
相关PDF资料 |
PDF描述 |
|---|---|
| AD7730BRZ | IC ADC BRIDGE TRANSDUCER 24-SOIC |
| VE-J5F-MW-F2 | CONVERTER MOD DC/DC 72V 100W |
| AD7730LBRZ | IC ADC TRANSDUCER BRIDGE 24SOIC |
| AD73311ARZ | IC PROCESSOR FRONT END LP 20SOIC |
| VE-J5F-MW-F1 | CONVERTER MOD DC/DC 72V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7730BRUZ-REEL | 功能描述:IC ADC BRIDGE TRANSDUCER 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD7730BRUZ-REEL7 | 功能描述:IC ADC BRIDGE TRANSDUCER 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD7730BRZ | 功能描述:IC ADC BRIDGE TRANSDUCER 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD7730BRZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 1.2KSPS, SOIC-24 |
| AD7730BRZ-REEL | 功能描述:IC ADC BRDGE TRANSDCR 24SOIC TR RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。