参数资料
型号: AD7809BSTZ
厂商: Analog Devices Inc
文件页数: 6/28页
文件大小: 0K
描述: IC DAC 10BIT OCTAL PARALL 44TQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
设置时间: 1.5µs
位数: 10
数据接口: 并联
转换器数目: 4
电压电源: 模拟和数字
功率耗散(最大): 99mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 44-TQFP
供应商设备封装: 44-TQFP(10x10)
包装: 托盘
输出数目和类型: 8 电压,双极
采样率(每秒): 667k
产品目录页面: 785 (CN2011-ZH PDF)
AD7804/AD7805/AD7808/AD7809
REV. A
–14–
Table IVb. AD7809 DAC Data/Control Register
Selection Table
MODE
A2
A1
A0
Function Selected
0
DAC A Control Register
0
1
DAC B Control Register
0
1
0
DAC C Control Register
0
1
DAC D Control Register
0
1
0
DAC E Control Register
0
1
0
1
DAC F Control Register
0
1
0
DAC G Control Register
0
1
DAC H Control Register
1
0
DAC A Data Register
1
0
1
DAC B Data Register
1
0
1
0
DAC C Data Register
1
0
1
DAC D Data Register
1
0
DAC E Data Register
1
0
1
DAC F Data Register
1
0
DAC G Data Register
1
DAC H Data Register
AD7805/AD7809 SYSTEM OR CHANNEL CONTROL
REGISTER SELECTION
MD0
0
This enables writing to the system control register.
The contents of this are shown in Figure 12. Mode
must be low to access this control register.
1
This enables writing to the channel control register.
The contents of this are shown in Figure 13. Mode
must also be low to access this control register.
AD7805/AD7809 SYSTEM CONTROL REGISTER
The bits in this register allow control over all DACs in the pack-
age. The control bits include data format (
10/8), power down
(
PD), DAC input coding select (BIN/COMP), system standby
(SSTBY) and a system clear (SCLR). The function of these bits
is as follows:
Data Format
10/8
0
10-bit parallel loading structure.
1
Byte loading structure. (8+2 loading).
Input Coding
BIN/
COMP
0
Twos complement coding.
1
Offset Binary Coding.
Power Down
PD
0
Complete power-down of device.
1
Normal operation (default on power-up).
System Standby
SSTBY
0
Normal operation.
1
All DACs in the package put in standby mode (default
on power-up).
System Clear
SCLR
0
Normal operation.
1
All DACs in the package are cleared to a known state
depending on the coding scheme selected. The SCLR bit
clears the Main DACs only; the Sub DACs are unaf-
fected by the system clear function. The main DAC is
cleared to different levels depending on the coding
scheme. With offset binary coding the Main DAC output
is cleared to the bottom of the transfer function VBIAS/16.
With twos complement coding the Main DAC output is
cleared to midscale VBIAS. The channel output will be the
sum of the Main DAC and Sub DAC contributions.
AD7805/AD7809 CHANNEL CONTROL REGISTER
This register allows the user to have control over individual
DACs in the package. The control bits in this register include
multiplexer output selection (MX1 and MX0), Main or Sub
DAC selection (
MAIN/SUB), standby (STBY) and individual
DAC clear (CLR). The function of these bits is as follows.
Multiplexer Selection (MX1, MX0)
Table V shows the VBIAS selection using MX1 and MX0 bits in
the channel control register.
Table V. VBIAS Selection Table
MX1
MX0
VBIAS
00
VDD/2 (Default on Power-Up)
0
1
INTERNAL VREF
1
0
REFIN
1
Undetermined
Main DAC or Sub DAC Selection
MAIN/SUB
0
Writing a 0 to this bit means that the data in the next
data register write is transferred to the selected Main
DAC.
1
Writing a 1 to this bit means that the data in the next
data register write is transferred to the selected Sub DAC.
This applies to the 10-bit parallel load feature. In byte
load mode, (Figure 15) DB0 selects the Main or Sub
DAC data registers.
Standby
STBY
0
Places the selected DAC and its associated linear cir-
cuitry in Standby Mode.
1
Normal operation (default on power-up).
Clear
CLR
0
Normal operation.
1
Clears the output of the selected Main DAC to one
of two conditions depending on the input coding se-
lected. With offset binary coding the Main DAC out-
put is cleared to the bottom of the transfer function,
VBIAS/16 and with twos complement coding the Main
DAC output is cleared to midscale VBIAS. The Sub
DAC is unaffected by a clear operation. An
LDAC
signal has to be applied to the DAC for a channel clear
to be implemented.
相关PDF资料
PDF描述
MS3108E32-2S CONN PLUG 5POS RT ANG W/SCKT
JL05-2A24-10SC-F0-R CONN RCPT 7POS SOCKET W/OUT CONT
VE-24L-MY-F1 CONVERTER MOD DC/DC 28V 50W
VI-J4F-MZ-F2 CONVERTER MOD DC/DC 72V 25W
VI-261-MW-F2 CONVERTER MOD DC/DC 12V 100W
相关代理商/技术参数
参数描述
AD7809BSTZ-REEL 功能描述:IC DAC 10BIT OCTAL PARALL 44TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD780AN 功能描述:IC VREF SERIES SHUNT PREC 8-PDIP RoHS:否 类别:集成电路 (IC) >> PMIC - 电压基准 系列:- 标准包装:3,000 系列:- 基准类型:旁路,精度 输出电压:5V 容差:±0.5% 温度系数:100ppm/°C 输入电压:- 通道数:1 电流 - 阴极:80µA 电流 - 静态:- 电流 - 输出:15mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:TO-236-3,SC-59,SOT-23-3 供应商设备封装:SOT-23-3 包装:带卷 (TR) 其它名称:LM4040CIM3-5.0MLTRLM4040CIM3-5.0MLTR-ND
AD780ANZ 功能描述:IC VREF SERIES SHUNT PREC 8-PDIP RoHS:是 类别:集成电路 (IC) >> PMIC - 电压基准 系列:- 标准包装:3,000 系列:- 基准类型:旁路,精度 输出电压:3V 容差:±0.5% 温度系数:100ppm/°C 输入电压:- 通道数:1 电流 - 阴极:82µA 电流 - 静态:- 电流 - 输出:15mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-TSSOP(5 引线),SC-88A,SOT-353 供应商设备封装:SC-70-5 包装:带卷 (TR) 其它名称:296-20888-2
AD780AR 功能描述:IC VREF SERIES SHUNT PREC 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 电压基准 系列:- 标准包装:2,000 系列:- 基准类型:旁路,可调节,精度 输出电压:1.24 V ~ 16 V 容差:±0.5% 温度系数:- 输入电压:1.24 V ~ 16 V 通道数:1 电流 - 阴极:100µA 电流 - 静态:- 电流 - 输出:20mA 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:TO-226-3、TO-92-3(TO-226AA)成形引线 供应商设备封装:TO-92-3 包装:带卷 (TR)
AD780AR-REEL7 功能描述:IC VREF SERIES SHUNT PREC 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 电压基准 系列:- 标准包装:2,000 系列:- 基准类型:旁路,可调节,精度 输出电压:1.24 V ~ 16 V 容差:±0.5% 温度系数:- 输入电压:1.24 V ~ 16 V 通道数:1 电流 - 阴极:100µA 电流 - 静态:- 电流 - 输出:20mA 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:TO-226-3、TO-92-3(TO-226AA)成形引线 供应商设备封装:TO-92-3 包装:带卷 (TR)