- 您现在的位置：买卖IC网 > PDF目录9793 > AD7829BRZ-REEL7 (Analog Devices Inc)IC ADC 8BIT 8CH 2MSPS 28-SOIC PDF资料下载
参数资料
| 型号： | AD7829BRZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT 8CH 2MSPS 28-SOIC |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 400 |
| 位数： | 8 |
| 采样率（每秒）： | 2M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 36mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个单端，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页
AD7822/AD7825/AD7829
Rev. C | Page 5 of 28
TIMING CHARACTERISTICS
VREF IN/OUT = 2.5 V. All specifications 40°C to +85°C, unless otherwise noted.
Table 2.
Parameter1,
5 V ± 10%
3 V ± 10%
Unit
Conditions/Comments
t1
420
ns max
Conversion time
t2
20
ns min
Minimum CONVST pulse width
t3
30
ns min
Minimum time between the rising edge of RD and the next falling edge of convert star
t4
110
ns max
EOC pulse width
70
ns min
t5
10
ns max
RD rising edge to EOC pulse high
t6
0
ns min
CS to RD setup time
t7
0
ns min
CS to RD hold time
t8
30
ns min
Minimum RD pulse width
t93
10
20
ns max
Data access time after RD low
t104
5
ns min
Bus relinquish time after RD high
20
ns max
t11
10
ns min
Address setup time before falling edge of RD
t12
15
ns min
Address hold time after falling edge of RD
t13
200
ns min
Minimum time between new channel selection and convert start
tPOWER UP
25
μs typ
Power-up time from rising edge of CONVST using on-chip reference
tPOWER UP
1
μs max
Power-up time from rising edge of CONVST using external 2.5 V reference
1 Sample tested to ensure compliance.
2 See Figure 24, Figure 25, and Figure 26.
3 Measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.4 V with VDD = 5 V ± 10%, and time required for an output
to cross 0.4 V or 2.0 V with VDD = 3 V ± 10%.
4 Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t10, quoted in the timing characteristics is the true bus relinquish time
of the part and, as such, is independent of external bus loading capacitances.
TIMING DIAGRAM
200A
IOL
200A
IOH
2.1V
TO OUTPUT
PIN
CL
50pF
013
21
-00
2
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2NH-IU-F1 | CONVERTER MOD DC/DC 52V 200W |
| MS27656T25A35SA | CONN RCPT 128POS WALL MNT W/SCKT |
| AD7829BRU-REEL | IC ADC 8BIT 8CH 2MSPS 28TSSOP |
| MS27656E25A35SA | CONN RCPT 128POS WALL MNT W/SCKT |
| VE-2N4-IU-F4 | CONVERTER MOD DC/DC 48V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7829BRZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs |
| AD783 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Very High Speed Sample-and-Hold Amplifier |
| AD7834 | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Quad 14-Bit DAC |
| AD7834AN | 功能描述:IC DAC 14BIT QUAD SRL 28-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。