参数资料
| 型号： | AD7847BRZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/12页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT DUAL MULT 24-SOIC |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 4µs |
| 位数： | 12 |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 管件 |
| 输出数目和类型： | 2 电压，单极；2 电压，双极 |
| 采样率（每秒）： | 250k |
AD7837/AD7847
REV. C
–7–
CIRCUIT INFORMATION
D/A SECTION
A simplified circuit diagram for one of the D/A converters and
output amplifier is shown in Figure 10.
A segmented scheme is used whereby the 2 MSBs of the 12-bit
data word are decoded to drive the three switches A-C. The
remaining 10 bits drive the switches (S0–S9) in a standard R-2R
ladder configuration.
Each of the switches A–C steers 1/4 of the total reference cur-
rent with the remaining 1/4 passing through the R-2R section.
The output amplifier and feedback resistor perform the current
to voltage conversion giving
VOUT = – D
× VREF
where D is the fractional representation of the digital word. (D
can be set from 0 to 4095/4096.)
The output amplifier can maintain
±10 V across a 2 k load. It
is internally compensated and settles to 0.01% FSR (1/2 LSB)
in less than 5
s. Note that on the AD7837, VOUT must be con-
nected externally to RFB.
VOUT
R/2
R
VREF
2R
S0
AGND
R
2R
R
2R
S8
S9
A
B
C
SHOWN FOR ALL 1s ON DAC
Figure 10. D/A Simplified Circuit Diagram
INTERFACE LOGIC INFORMATION—AD7847
The input control logic for the AD7847 is shown in Figure 11.
The part contains a 12-bit latch for each DAC. It can be treated
as two independent DACs, each with its own
CS input and a com-
mon
WR input. CSA and WR control the loading of data to the
DAC A latch, while
CSB and WR control the loading of the
DAC B latch. The latches are edge triggered so that input data
is latched to the respective latch on the rising edge of
WR. If CSA
and
CSB are both low and WR is taken high, the same data will
be latched to both DAC latches. The control logic truth table is
shown in Table I, while the write cycle timing diagram for the
part is shown in Figure 12.
CSA
WR
CSB
DAC A LATCH
DAC B LATCH
Figure 11. AD7847 Input Control Logic
Table I. AD7847 Truth Table
C
CSA
CSB
WR
Function
X
1
No Data Transfer
1
X
No Data Transfer
01
g
Data Latched to DAC A
10
g
Data Latched to DAC B
00
g
Data Latched to Both DACs
g
1
0
Data Latched to DAC A
1
g
0
Data Latched to DAC B
gg
0
Data Latched to Both DACs
X = Don’t Care.
g = Rising Edge Triggered.
VALID
DATA
t1
t2
t3
t5
t4
CSA, CSB
WR
DATA
Figure 12. AD7847 Write Cycle Timing Diagram
INTERFACE LOGIC INFORMATION—AD7837
The input loading structure on the AD7837 is configured for
interfacing to microprocessors with an 8-bit-wide data bus. The
part contains two 12-bit latches per DAC—an input latch and
a DAC latch. Each input latch is further subdivided into a least-
significant 8-bit latch and a most-significant 4-bit latch. Only the
data held in the DAC latches determines the outputs from the part.
The input control logic for the AD7837 is shown in Figure 13,
while the write cycle timing diagram is shown in Figure 14.
DAC A MS
INPUT
LATCH
12
DAC A LS
INPUT
LATCH
4
8
DAC B LS
INPUT
LATCH
DAC B LS
INPUT
LATCH
12
4
8
CS
WR
DAC A
LATCH
LDAC
A0
A1
DB7 DB0
DAC B
LATCH
Figure 13. AD7837 Input Control Logic
相关PDF资料 |
PDF描述 |
|---|---|
| AD660ANZ | IC DAC 16BIT MONO W/VREF 24-DIP |
| AD766ANZ | IC DAC 16BIT W/REF DSP 16-DIP |
| VE-BWL-MY-F1 | CONVERTER MOD DC/DC 28V 50W |
| AD7228ACPZ | IC DAC 8BIT OCTAL W/AMP 28-PLCC |
| VE-BWK-MY-F1 | CONVERTER MOD DC/DC 40V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7847BRZ | 制造商:Analog Devices 功能描述:IC 12-BIT DAC |
| AD7847BRZ-REEL | 功能描述:IC DAC 12BIT DUAL MULT 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD7847SQ | 制造商:Rochester Electronics LLC 功能描述:LC2MOS COMPLETE, DUAL 12-BIT MDAC, PARALLEL LOADING STRUCTUR - Bulk 制造商:Analog Devices 功能描述: |
| AD7847SQ/883B | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
| AD7847SQ883B | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS Complete, Dual 12-Bit MDACs |
发布紧急采购，3分钟左右您将得到回复。