- 您现在的位置：买卖IC网 > PDF目录1984 > AD7864BSZ-1REEL (Analog Devices Inc)IC ADC 12BIT DUAL 4CHAN 44-MQFP PDF资料下载
参数资料
| 型号： | AD7864BSZ-1REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT DUAL 4CHAN 44-MQFP |
| 标准包装： | 800 |
| 位数： | 12 |
| 采样率（每秒）： | 520k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 120mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个差分，双极 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7864
Rev. D | Page 15 of 28
SELECTING A CONVERSION SEQUENCE
Any subset of the four channels, VIN1 to VIN4, can be selected for
conversion. The selected channels are converted in ascending
order. For example, if the channel selection includes VIN4, VIN1,
and VIN3, the conversion sequence is VIN1, VIN3, and then VIN4.
The conversion sequence selection can be made either by using
the hardware channel select input pins (SL1 through SL4) or by
programming the channel select register. A logic high on a
hardware channel select pin (or Logic 1 in the channel select
register) when CONVST goes logic high marks the associated
analog input channel for inclusion in the conversion sequence.
TIMING AND CONTROL
Reading Between Each Conversion in the Conversion
Sequence
Figure 9 shows the timing and control sequence required to
obtain the optimum throughput rate from the AD7864. To
obtain the optimum throughput from the AD7864, the user
must read the result of each conversion as it becomes available.
The timing diagram in Figure 9 shows a read operation each
time the EOC signal goes logic low. The timing in
shows a conversion on all four analog channels (SL1 to SL4 = 1,
see the
section), thus there are
four
EOC pulses and four read operations to access the result of
each of the four conversions.
Figure 7 shows the arrangement used. The H/S SEL controls a
multiplexer that selects the source of the conversion sequence
information, that is, from the hardware channel select pins (SL1
to SL4) or from the channel selection register. When a conver-
sion begins, the output from the multiplexer is latched until the
end of the conversion sequence. The data bus bits, DB0 to DB3,
(DB0 representing Channel 1 through DB3 representing Channel 4)
are bidirectional and become inputs to the channel select register
when RD is logic high and CS and WR are logic low. The logic
state on DB0 to DB3 is latched into the channel select register
when WR goes logic high.
A conversion is initiated on the rising edge of CONVST. This
places all four track-and-holds into hold simultaneously. New
data from this conversion sequence is available for the first
channel selected (VIN1) 1.65 μs later. The conversion on each
subsequent channel is completed at 1.65 μs intervals. The end of
each conversion is indicated by the falling edge of the EOC
signal. The BUSY output signal indicates the end-of-conversion
for all selected channels (four in this case).
M
U
L
T
IPL
EXER
DATA BUS
D0
D1
D2
D3
CS
WR
CHANNEL SELECT
REGISTER
SL1
SL2
SL3
SL4
HARDWARE CHANNEL
SELECT PINS
H/S SEL
LATCH
SEQUENCER
SELECT INDIVIDUAL
TRACK-AND-HOLDS
FOR CONVERSION
TRANSPARENT WHILE WAITING FOR
CONVST. LATCHED ON THE RISING
EDGE OF CONVST AND DURING A
CONVERSION SEQUENCE.
0
1341-
007
WR
Data is read from the part via a 12-bit parallel data bus with
standard CS and RD signals. The CS and RD inputs are
internally gated to enable the conversion result onto the data
bus. The data lines (DB0 to DB11) leave their high impedance
state when both CS and RD are logic low. Therefore, CS can be
permanently tied logic low and the RD signal used to access the
conversion result. Because each conversion result is latched into
its output data register prior to EOC going logic low, another
option is to tie the EOC and RD pins together and use the rising
edge of EOC to latch the conversion result. Although the
AD7864 has some special features that permit reading during a
conversion (such as a separate supply for the output data
drivers, VDRIVE) for optimum performance it is recommended
that the read operation be completed when EOC is logic low, that
is, before the start of the next conversion. Although
shows the read operation occurring during the
EOC pulse, a
read operation can occur at any time.
shows a timing
specification referred to as the quiet time. Quiet time is the
amount of time that should be left after a read operation and
before the next conversion is initiated. The quiet time depends
heavily on data bus capacitance, but 50 ns to 100 ns is typical.
Figure 7. Channel Select Inputs and Registers
RD
WR
CS
DATA
t16
t17
t14
t15
t13
DATA IN
01
34
1-
00
8
The signal labeled FRSTDATA (first data-word) indicates to the
user that the pointer associated with the output data registers is
pointing to the first conversion result by going logic high. The
pointer is reset to point to the first data location (that is, the first
conversion result,) at the end of the first conversion (FRSTDATA
Figure 8. Channel Selection via Software Control
相关PDF资料 |
PDF描述 |
|---|---|
| AD7865YSZ-3 | IC ADC 14BIT 4CHAN 5V 44-MQFP |
| AD7866ARU-REEL7 | IC ADC 12BIT 2CH DUAL 20TSSOP |
| AD7871KP | IC ADC 14BIT SAMPLING 28-PLCC |
| AD7873ARUZ | IC ADC 12BIT TOUCHSCREEN 16TSSOP |
| AD7875LNZ | IC ADC 12BIT SAMPLING 5V 24-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7864BSZ-1REEL2 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Simultaneous Sampling, High Speed, 12-Bit ADC |
| AD7865 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC |
| AD7865AS-1 | 制造商:Rochester Electronics LLC 功能描述:4 CH. SIMULTANEOUS BIPOLAR,14-B ADC I.C. - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD7865AS-1REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:4 CH. SIMULTANEOUS BIPOLAR,14-B ADC I.C. - Tape and Reel |
| AD7865AS2 | 制造商:AD 功能描述:* |
发布紧急采购，3分钟左右您将得到回复。