- 您现在的位置：买卖IC网 > PDF目录10102 > AD7865BSZ-3 (Analog Devices Inc)IC ADC 14BIT 4CHAN 5V 44-MQFP PDF资料下载
参数资料
| 型号： | AD7865BSZ-3 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/19页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 4CHAN 5V 44-MQFP |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 350k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 160mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个差分，双极 |
REV. B
AD7865
–4–
TIMING CHARACTERISTICS1, 2
Parameter
A, B, Y Versions
Unit
Test Conditions/Comments
tCONV
2.4
s max
Conversion Time, Internal Clock
3.2
s max
Conversion Time, External Clock (5 MHz)
tACQ
0.35
s max
Acquisition Time
tBUSY
No. of Channels
Selected Number of Channels Multiplied by tCONV
× (tCONV)
s max
tWAKE-UP—External VREF
3
1
s max
STBY Rising Edge to CONVST Rising Edge
t1
35
ns min
CONVST Pulsewidth
t2
70
ns min
CONVST Rising Edge to BUSY Rising Edge
Read Operation
t3
0
ns min
CS to RD Setup Time
t4
0
ns min
CS to RD Hold Time
t5
35
ns min
Read Pulsewidth
t6
4
35
ns max
Data Access Time after Falling Edge of
RD, V
DRIVE = 5 V
40
ns max
Data Access Time after Falling Edge of
RD, V
DRIVE = 3 V
t7
5
ns min
Bus Relinquish Time after Rising Edge of
RD
30
ns max
t8
15
ns min
Time Between Consecutive Reads
t9
120
ns min
EOC Pulsewidth
180
ns max
t10
70
ns max
RD Rising Edge to FRSTDATA Edge (Rising or Falling)
t11
15
ns max
EOC Falling Edge to FRSTDATA Falling Delay
t12
0
ns min
EOC to RD Delay
Write Operation
t13
20
ns min
WR Pulsewidth
t14
0
ns min
CS to WR Setup Time
t15
0
ns min
WR to CS Hold Time
t16
5
ns min
Input Data Setup Time of Rising Edge of
WR
t17
5
ns min
Input Data Hold Time
External Clock
t18
200
ns min
CONVST Falling Edge to CLK Rising Edge
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2See Figures 6, 7 and 8.
3Refer to the Standby Mode Operation section. The MAX specification of 1
s is valid when using a 0.1 F decoupling capacitor on the V
REF pin.
4Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
5These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
Specifications subject to change without notice.
1.6mA
50pF
TO OUTPUT
PIN
1.6V
400 A
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(VDD = 5 V
5%, AGND = DGND = 0 V, VREF = Internal, Clock = Internal; all specifications
TMIN to TMAX unless otherwise noted.)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-24X-MX-F3 | CONVERTER MOD DC/DC 5.2V 75W |
| MS27472E18B32S | CONN RCPT 32POS WALL MT W/SCKT |
| VE-24X-MX-F2 | CONVERTER MOD DC/DC 5.2V 75W |
| D38999/20MC98PD | CONN RCPT 10POS WALL MNT W/PINS |
| VE-24X-MX-F1 | CONVERTER MOD DC/DC 5.2V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7865BSZ-3REEL | 功能描述:IC ADC 14BIT 4CHAN 5V 44-MQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7865YS-1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, Simultaneous Sampling, Fast, 14-Bit ADC |
| AD7865YS-1REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP T/R |
| AD7865YS-2 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CH. SIMULTANEOUS BIPOLAR,14-B ADC I.C. - Bulk |
| AD7865YS-3 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 14-bit Parallel 44-Pin MQFP |
发布紧急采购，3分钟左右您将得到回复。