参数资料
| 型号： | AD7878KPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT W/DSP INT 28-PLCC |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 100k |
| 数据接口： | DSP |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 95.5mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，双极 |
AD7878
–4–
REV. A
PIN FUNCTION DESCRIPTION
Pin
Number
Mnemonic
Function
11
ADD0
Address Input. This control input determines whether the word placed on the output data bus during a read operation is a data
word from the FIFO RAM or the contents of the status/control register. A logic low accesses the data word from Location 0 of
the FIFO while a logic high selects the contents of the register (see Status/Control Register section).
12
CS
Chip Select. Active low logic input. The device is selected when this input is active.
13
DMWR
Dam Memory Write. Active low logic input.
DMWR is used in conjunction with CS low and ADD0 high to write data to the
status/control register. Corresponds to
DMWR (ADSP-2100), R/W (MC68000, TMS32020), WE (TMS32010).
14
DMRD
Data Memory READ. Active low logic input.
DMRD is used in conjunction with CS low to enable the three-state output buffers.
Corresponds directly to
DMRD (ADSP-2100), DEN (TMS32010).
15
BUSY
Active Low Logic Output. This output goes low when the ADC receives a
CONVST pulse and remains low until the track/hold
has gone into its hold mode. The three-state drivers of the AD7878 can be disabled while the
BUSY signal is low (see Extended
READ/WRITE section). This is achieved by writing a logic 0 to DB5 (
DISO) of the status/control register. Writing a logic 1 to
DB5 of the status/control register allows data to be accessed from the AD7878 while BUSY is low.
16
ALFL
FIFO Almost Full. A logic low indicates that the word count (i.e., number of conversion results) in the FIFO memory has
reached the programmed word count in the status/control register.
ALFL is updated at the end of each conversion. The ALFL
output is reset to a logic high when a word is read from the FIFO memory and the word count is less than the preprogrammed
word count. It can also be set high by writing a logic 1 to DB7 (
ENAF) of the status/control register.
17
DGND
Digital Ground. Ground reference for digital circuitry.
18VCC
Digital supply voltage, +5 V
± 5%. Positive supply voltage for digital circuitry.
19
DB11
Data Bit 11 (MSB). Three-state TTL output. Coding for the data words in FIFO RAM is twos complement.
10–15
DB10–DB5
Data Bit 10 to Data Bit 5. Three-state TTL input/outputs.
16–19
DB4–DB1
Data Bit 4 to Data Bit 1. Three-state TTL outputs.
20
DB0
Data Bit 0 (LSB). Three-state TTL output.
21
VDD
Analog positive supply voltage, +5 V
± 5%.
22
AGND
Analog Ground. Ground reference for track/hold, reference and DAC.
23
REF OUT
Voltage Reference Output. The internal 3 V analog reference is provided at this pin. The external load capability of the reference
is 500
A.
24
VIN
Analog Input. Analog input range is
±3 V.
25
VSS
Analog negative supply voltage, –5 V
± 5%.
26
CONVST
Convert Start. Logic input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion.
The
CONVST input is asynchronous to CLK IN and independent of CS, DMWR and DMRD.
27
RESET
Reset. Active low logic input. A logic low sets the words in FIFO memory to 1000 0000 0000 and resets the
ALFL output and
status/control register.
28
CLK IN
Clock Input. TTL-compatible logic input. Used as the clock source for the A/D converter. The mark-space ratio of this clock can
vary from 35/65 to 65/35.
PIN CONFIGURATIONS
LCCC
PLCC
DIP
相关PDF资料 |
PDF描述 |
|---|---|
| AD7880CR | IC ADC 12BIT MONO LP 24-SOIC |
| AD7884BQ | IC ADC 16BIT SAMPLING HS 40-CDIP |
| AD7886JD | IC ADC 12BIT SAMPLING HS 28-CDIP |
| AD7887ARZ-REEL | IC ADC 12BIT 2CHAN SRL 8SOIC |
| AD7888ARZ-REEL | IC ADC 12BIT 8CH SRL 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7878KPZ-REEL | 功能描述:IC ADC 12BIT W/DSP 28PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7878LN | 功能描述:IC ADC 12BIT W/DSP INT 28-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7878LP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 28-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC IC - Bulk |
| AD7878LPZ | 功能描述:IC ADC 12BIT W/DSP INT 28-PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD7878LPZ-REEL | 功能描述:IC ADC 12BIT W/DSP 28PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。