参数资料
型号: AD7904BRUZ-REEL7
厂商: Analog Devices Inc
文件页数: 18/32页
文件大小: 0K
描述: IC ADC 8BIT 4CH W/SEQ 16TSSOP
标准包装: 1,000
位数: 8
采样率(每秒): 1M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 13.5mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
输入数目和类型: 4 个单端,单极
配用: EVAL-AD79X4CBZ-ND - BOARD EVALUATION FOR AD79X4CBZ
Data Sheet
AD7904/AD7914/AD7924
Rev. C | Page 25 of 32
POWER vs. THROUGHPUT RATE
By operating the AD7904/AD7914/AD7924 in auto shutdown
mode, the average power consumption of the ADC decreases at
lower throughput rates. Figure 26 shows how, as the throughput
rate is reduced, the part remains in its shutdown state longer, and
the average power consumption over time drops accordingly.
For example, if the AD7924 is operated in continuous sampling
mode with a throughput rate of 100 kSPS and an SCLK of 20 MHz
(AVDD = 5 V), and the device is placed into auto shutdown mode
(PM1 = 0 and PM0 = 1), the power consumption is calculated
as described in this section.
The maximum power dissipation during normal operation is
13.5 mW (AVDD = 5 V). If the power-up time from auto shutdown
is one dummy cycle, that is, 1 s, and the remaining conversion
time is another cycle, that is, 1 s, then the AD7924 can be said
to dissipate 13.5 mW for 2 s during each conversion cycle. For
the remainder of the conversion cycle, 8 s, the part remains in
shutdown. The AD7924 can be said to dissipate 2.5 W for the
remaining 8 μs of the conversion cycle. If the throughput rate is
100 kSPS, the cycle time is 10 s and the average power dissipated
during each cycle is ((2/10) × 13.5 mW) + ((8/10) × 2.5 W) =
2.702 mW.
Figure 26 shows the maximum power vs. throughput rate when
using the auto shutdown mode with 5 V and 3 V supplies.
10
0.01
0.1
1
0
350
300
250
200
150
100
50
PO
W
ER
(m
W
)
THROUGHPUT (kSPS)
AVDD = 5V
AVDD = 3V
03087-
026
Figure 26. AD7924 Power vs. Throughput Rate
SERIAL INTERFACE
Figure 27, Figure 28, and Figure 29 show the detailed timing
diagrams for serial interfacing to the AD7904, AD7914, and
AD7924, respectively. The serial clock provides the conversion
clock and controls the transfer of information to and from the
AD7904/AD7914/AD7924 during each conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state; the analog input is sampled
at this point. The conversion is also initiated at this point and
requires 16 SCLK cycles to complete. The track-and-hold returns
to track mode on the 14th SCLK falling edge, as shown by Point B
in Figure 27, Figure 28, and Figure 29. On the 16th SCLK falling
edge, the DOUT line returns to three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed, the conversion is
terminated, the DOUT line returns to three-state, and the
control register is not updated; otherwise, DOUT returns to
three-state on the 16th SCLK falling edge, as shown in Figure 27,
Sixteen serial clock cycles are required to perform the conversion
process and to access data from the AD7904/AD7914/AD7924.
For the AD7904/AD7914/AD7924, the 8/10/12 bits of data are
preceded by two leading zeros and the two channel address bits,
ADD1 and ADD0, which identify the channel that the result
corresponds to. CS going low clocks out the first leading zero to
be read in by the microcontroller or DSP on the first falling edge of
SCLK. The first falling edge of SCLK also clocks out the second
leading zero to be read in by the microcontroller or DSP on the
second SCLK falling edge, and so on. The two address bits and
the 8/10/12 data bits are then clocked out by subsequent SCLK
falling edges beginning with the first address bit, ADD1; thus,
the second falling clock edge on the serial clock has the second
leading zero provided and also clocks out the address bit ADD1.
The final bit in the data transfer is valid on the 16th falling edge,
having been clocked out on the previous (15th) falling edge.
The writing of information to the control register takes place on
the first 12 falling edges of SCLK in a data transfer, assuming
that the MSB (the WRITE bit) has been set to 1.
The AD7904 outputs two leading zeros, two channel address
bits that the conversion result corresponds to, followed by the
8-bit conversion result and four trailing zeros. The AD7914
outputs two leading zeros, two channel address bits that the
conversion result corresponds to, followed by the 10-bit
conversion result and two trailing zeros. The 16-bit word read
from the AD7924 always contains two leading zeros, two
channel address bits that the conversion result corresponds to,
followed by the 12-bit conversion result.
相关PDF资料
PDF描述
MS27468T23B21A CONN HSG RCPT 21POS JAMNUT PINS
ISL54005IRTZ IC AMP AUDIO PWR 1.23W AB 20TQFN
VE-J5J-MX CONVERTER MOD DC/DC 36V 75W
VE-J54-MX CONVERTER MOD DC/DC 48V 75W
VI-B4W-IV-F2 CONVERTER MOD DC/DC 5.5V 150W
相关代理商/技术参数
参数描述
AD7904WYRUZ-REEL7 功能描述:IC ADC 8BIT 4CH W/SEQ 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率(每秒):15 数据接口:MICROWIRE?,串行,SPI? 转换器数目:1 功率耗散(最大):480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN(5x7) 包装:带卷 (TR) 输入数目和类型:16 个单端,双极;8 个差分,双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7908 制造商:AD 制造商全称:Analog Devices 功能描述:8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
AD7908BRU 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 8-bit Serial 20-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:8-BIT 8, CH 1 MSPS ADC - Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC SMD 7908 TSSOP20
AD7908BRU-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 8-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 8BIT SERL 20TSSOP - Tape and Reel
AD7908BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 8-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 8BIT SERL 20TSSOP - Tape and Reel