- 您现在的位置：买卖IC网 > PDF目录10695 > AD7921ARMZ-REEL7 (Analog Devices Inc)IC ADC 12BIT DUAL LP 8MSOP PDF资料下载
参数资料
| 型号： | AD7921ARMZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT DUAL LP 8MSOP |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 250k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 20mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7911/AD7921
Rev. A | Page 21 of 28
SERIAL INTERFACE
serial interfacing to the AD7921 and AD7911, respectively. The
serial clock provides the conversion clock and also controls the
transfer of information from the AD7911/AD7921 during
conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state, the analog input is sampled at
this point, and the conversion is initiated.
For the AD7921, the conversion requires 16 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next SCLK rising edge, as
shown in Figure 30 at Point B. On the 16th SCLK falling edge,
the DOUT line goes back into three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed, then the conversion is
terminated and the DOUT line goes back into three-state.
Otherwise, DOUT returns to three-state on the 16th SCLK
falling edge, as shown in
. Sixteen serial clock cycles
are required to perform the conversion process and to access
data from the AD7921.
For the AD7911, the conversion requires 14 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, the track-
and-hold goes back into track on the next SCLK rising edge, as
shown in Figure 31 at Point B.
If the rising edge of CS occurs before 14 SCLKs have elapsed,
then the conversion is terminated and the DOUT line goes back
into three-state. If 16 SCLKs are considered in the cycle, DOUT
returns to three-state on the 16th SCLK falling edge, as shown
in
CS going low clocks out the first leading zero to be read in by
the microcontroller or DSP. The remaining data is then clocked
out by subsequent SCLK falling edges beginning with the
second leading zero. Therefore, the first falling clock edge on
the serial clock has the first leading zero provided and also
clocks out the second leading zero. The final bit in the data
transfer is valid on the 16th falling edge, having been clocked
out on the previous (15th) falling edge.
In applications with a slower SCLK, it is possible to read in data
on each SCLK rising edge. In that case, the first falling edge of
SCLK clocks out the second leading zero and it can be read in
the first rising edge. However, the first leading zero that is
clocked out when CS goes low is missed, unless it is not read in
the first falling edge. The 15th falling edge of SCLK clocks out
the last bit and it can be read in the 15th rising SCLK edge.
If CS goes low just after the SCLK falling edge has elapsed, CS
clocks out the first leading zero as before and it can be read in
the SCLK rising edge. The next SCLK falling edge clocks out
the second leading zero and it can be read in the following
rising edge.
04350-0-029
ZERO
X
12
34
5
13
14
15
16
X
CHN
X
CHN
X
DB11
DB10
DB2
DB1
DB0
Z
t2
t6
t4
t8
t9
t3
t7
t5
t10
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-STATE
DIN
B
Figure 30. AD7921 Serial Interface Timing Diagram
04350-0-030
ZERO
X
12
34
5
13
14
15
16
X
CHN
X
CHN
X
DB9
DB8
DB0
ZERO
Z
t2
t6
t4
t8
t9
t3
t7
t5
t10
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-STATE
TWO TRAILING ZEROS
DIN
B
Figure 31. AD7911 Serial Interface Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD7921ARM-REEL7 | IC ADC 12BIT DUAL LP 8-MSOP |
| VI-2TR-IX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
| LT6700IS6-2#TR | IC COMP DUAL 400MV REF TSOT23-6 |
| VI-2TM-IX-B1 | CONVERTER MOD DC/DC 10V 75W |
| LT6700IS6-1#TRPBF | IC COMP DUAL 400MV REF TSOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7921AUJ-R2 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT , 250KSPS ADC I.C. - Bulk |
| AD7921AUJ-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 12-bit Serial 8-Pin TSOT T/R |
| AD7921AUJZ-R2 | 功能描述:IC ADC 12BIT DUAL LP TSOT-23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7921AUJZ-REEL7 | 功能描述:IC ADC 12BIT DUAL LP TSOT-23-8 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7922 | 制造商:AD 制造商全称:Analog Devices 功能描述:2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs |
发布紧急采购，3分钟左右您将得到回复。